• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /freebsd-13-stable/sys/dev/bhnd/cores/chipc/pwrctl/

Lines Matching defs:clock

51  * Return the factor value corresponding to a given N3M clock control magic
76 * Return the backplane clock's chipc 'M' register offset for a given PLL type,
77 * or 0 if a fixed clock speed should be used.
81 * @param[out] fixed_hz If 0 is returned, will be set to the fixed clock
99 * Calculate the backplane clock speed (in Hz) for a given a set of clock
104 * @param n clock control N register value.
105 * @param m clock control M register value.
114 ("can't compute clock rate on fixed clock"));
124 * Return the CPU clock's chipc 'M' register offset for a given PLL type,
125 * or 0 if a fixed clock speed should be used.
129 * @param[out] fixed_hz If 0 is returned, will be set to the fixed clock
165 * Calculate the CPU clock speed (in Hz) for a given a set of clock control
170 * @param n clock control N register value.
171 * @param m clock control M register value.
178 ("can't compute clock rate on fixed clock"));
184 * Calculate the clock speed (in Hz) for a given a set of clockcontrol
188 * @param n clock control N register value.
189 * @param m clock control M register value.
195 uint32_t n1, n2, clock, m1, m2, m3, mc;
237 clock = clk_base * n1 * n2;
239 if (clock == 0)
262 return (clock);
264 return (clock / m1);
266 return (clock / (m1 * m2));
268 return (clock / (m1 * m2 * m3));
270 return (clock / (m1 * m3));
284 clock /= m1;
286 clock /= m2;
288 clock /= m3;
290 return (clock);
297 * Return the backplane clock speed in Hz.
327 /* return the slow clock source */
334 /* Fetch clock source */
369 /* Determine clock divisor */
392 /* Determine clock frequency */
434 * If the slow clock is not sourced by the xtal, include the
483 * Distribute @p clock on backplane.
486 * @param clock Clock to enable.
489 * @retval ENODEV If @p clock is unsupported, or if the device does not
490 * support dynamic clock control.
493 bhnd_pwrctl_setclk(struct bhnd_pwrctl_softc *sc, bhnd_clock clock)
499 /* Is dynamic clock control supported? */
512 switch (clock) {
514 /* fast (pll) clock */
537 /* enable dynamic clock control */