Lines Matching refs:FPGA_REG5__DRP_DWE__WRITE
9868 #define FPGA_REG5__DRP_DWE__WRITE(src) (((u_int32_t)(src) << 1) & 0x00000002U)