• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /freebsd-13-stable/contrib/llvm-project/llvm/lib/Target/RISCV/MCTargetDesc/

Lines Matching refs:RISCV

1 //===-- RISCVAsmBackend.cpp - RISCV Assembler Backend ---------------------===//
31 #include "llvm/BinaryFormat/ELFRelocs/RISCV.def"
71 static_assert((array_lengthof(Infos)) == RISCV::NumTargetFixupKinds,
105 case RISCV::fixup_riscv_got_hi20:
106 case RISCV::fixup_riscv_tls_got_hi20:
107 case RISCV::fixup_riscv_tls_gd_hi20:
111 return STI.getFeatureBits()[RISCV::FeatureRelax] || ForceRelocs;
131 case RISCV::fixup_riscv_rvc_branch:
135 case RISCV::fixup_riscv_rvc_jump:
149 case RISCV::C_BEQZ:
151 Res.setOpcode(RISCV::BEQ);
153 Res.addOperand(MCOperand::createReg(RISCV::X0));
156 case RISCV::C_BNEZ:
158 Res.setOpcode(RISCV::BNE);
160 Res.addOperand(MCOperand::createReg(RISCV::X0));
163 case RISCV::C_J:
165 Res.setOpcode(RISCV::JAL);
166 Res.addOperand(MCOperand::createReg(RISCV::X0));
169 case RISCV::C_JAL:
171 Res.setOpcode(RISCV::JAL);
172 Res.addOperand(MCOperand::createReg(RISCV::X1));
185 case RISCV::C_BEQZ:
186 return RISCV::BEQ;
187 case RISCV::C_BNEZ:
188 return RISCV::BNE;
189 case RISCV::C_J:
190 case RISCV::C_JAL: // fall through.
191 return RISCV::JAL;
201 bool HasStdExtC = STI.getFeatureBits()[RISCV::FeatureStdExtC];
223 case RISCV::fixup_riscv_got_hi20:
224 case RISCV::fixup_riscv_tls_got_hi20:
225 case RISCV::fixup_riscv_tls_gd_hi20:
233 case RISCV::fixup_riscv_lo12_i:
234 case RISCV::fixup_riscv_pcrel_lo12_i:
235 case RISCV::fixup_riscv_tprel_lo12_i:
237 case RISCV::fixup_riscv_lo12_s:
238 case RISCV::fixup_riscv_pcrel_lo12_s:
239 case RISCV::fixup_riscv_tprel_lo12_s:
241 case RISCV::fixup_riscv_hi20:
242 case RISCV::fixup_riscv_pcrel_hi20:
243 case RISCV::fixup_riscv_tprel_hi20:
246 case RISCV::fixup_riscv_jal: {
263 case RISCV::fixup_riscv_branch: {
281 case RISCV::fixup_riscv_call:
282 case RISCV::fixup_riscv_call_plt: {
290 case RISCV::fixup_riscv_rvc_jump: {
304 case RISCV::fixup_riscv_rvc_branch: {
329 case RISCV::fixup_riscv_pcrel_hi20:
334 case RISCV::fixup_riscv_pcrel_lo12_i:
335 case RISCV::fixup_riscv_pcrel_lo12_s: {
417 if (!STI.getFeatureBits()[RISCV::FeatureRelax])
420 bool HasStdExtC = STI.getFeatureBits()[RISCV::FeatureStdExtC];
440 if (!STI.getFeatureBits()[RISCV::FeatureRelax])
453 MCFixup::create(0, Dummy, MCFixupKind(RISCV::fixup_riscv_align), SMLoc());