• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /freebsd-12-stable/sys/contrib/ncsw/Peripherals/FM/Pcd/

Lines Matching defs:tmpReg

430     uint32_t tmpReg = 0, *p_Last = NULL, tmp_ipv6_addr;
442 tmpReg = (uint32_t)(HMCD_OPCODE_GENERIC_RMV) << HMCD_OC_SHIFT;
444 tmpReg |= p_FmPcdManipParams->u.hdr.rmvParams.u.generic.offset
446 tmpReg |= p_FmPcdManipParams->u.hdr.rmvParams.u.generic.size
460 tmpReg = (uint32_t)(HMCD_OPCODE_L2_RMV) << HMCD_OC_SHIFT;
482 tmpReg |= hmcdOpt << HMCD_L2_MODE_SHIFT;
487 tmpReg = (uint32_t)(HMCD_OPCODE_CAPWAP_RMV)
495 tmpReg = (uint32_t)(HMCD_OPCODE_RMV_TILL)
505 tmpReg |= ((uint32_t)prsArrayOffset << 16);
515 WRITE_UINT32(*p_TmpHmct, tmpReg);
529 tmpReg = (uint32_t)(HMCD_OPCODE_GENERIC_REPLACE)
532 tmpReg = (uint32_t)(HMCD_OPCODE_GENERIC_INSRT) << HMCD_OC_SHIFT;
534 tmpReg |= p_FmPcdManipParams->u.hdr.insrtParams.u.generic.offset
536 tmpReg |= p_FmPcdManipParams->u.hdr.insrtParams.u.generic.size
542 WRITE_UINT32(*p_TmpHmct, tmpReg);
581 tmpReg = (uint32_t)(HMCD_OPCODE_L2_INSRT)
598 tmpReg |= hmcdOpt << HMCD_L2_MODE_SHIFT;
600 WRITE_UINT32(*p_TmpHmct, tmpReg);
615 tmpReg =
619 WRITE_UINT32(*p_TmpHmct, tmpReg);
626 tmpReg = (uint32_t)(HMCD_OPCODE_IP_INSRT)
629 tmpReg |= HMCD_IP_L4_CS_CALC;
632 tmpReg |= HMCD_IP_OR_QOS;
633 tmpReg |=
636 tmpReg |=
641 tmpReg |= HMCD_IP_DF_MODE;
643 WRITE_UINT32(*p_TmpHmct, tmpReg);
673 tmpReg = HMCD_INSRT_UDP_LITE;
675 tmpReg |= (uint32_t)(HMCD_OPCODE_UDP_INSRT)
678 WRITE_UINT32(*p_TmpHmct, tmpReg);
694 tmpReg = (uint32_t)(HMCD_OPCODE_CAPWAP_INSRT)
696 tmpReg |= HMCD_CAPWAP_INSRT;
698 WRITE_UINT32(*p_TmpHmct, tmpReg);
728 tmpReg = (uint32_t)(HMCD_OPCODE_VLAN_PRI_UPDATE)
736 tmpReg |= (uint32_t)(HMCD_VLAN_PRI_UPDATE_DSCP_TO_VPRI)
739 tmpReg |=
741 WRITE_UINT32(*p_TmpHmct, tmpReg);
747 tmpReg = 0;
752 tmpReg |=
761 tmpReg);
762 tmpReg = 0;
780 /*tmpReg |= HMCD_VLAN_PRI_UPDATE << HMCD_VLAN_PRI_REP_MODE_SHIFT*/;
782 tmpReg |=
784 WRITE_UINT32(*p_TmpHmct, tmpReg);
793 tmpReg = (uint32_t)(HMCD_OPCODE_IPV4_UPDATE) << HMCD_OC_SHIFT;
796 tmpReg |= HMCD_IPV4_UPDATE_TTL;
800 tmpReg |= HMCD_IPV4_UPDATE_TOS;
801 tmpReg |=
807 tmpReg |= HMCD_IPV4_UPDATE_ID;
810 tmpReg |= HMCD_IPV4_UPDATE_SRC;
813 tmpReg |= HMCD_IPV4_UPDATE_DST;
815 WRITE_UINT32(*p_TmpHmct, tmpReg);
856 tmpReg = (uint32_t)(HMCD_OPCODE_IPV6_UPDATE) << HMCD_OC_SHIFT;
859 tmpReg |= HMCD_IPV6_UPDATE_HL;
863 tmpReg |= HMCD_IPV6_UPDATE_TC;
864 tmpReg |=
870 tmpReg |= HMCD_IPV6_UPDATE_SRC;
873 tmpReg |= HMCD_IPV6_UPDATE_DST;
875 WRITE_UINT32(*p_TmpHmct, tmpReg);
912 tmpReg = (uint32_t)(HMCD_OPCODE_TCP_UDP_CHECKSUM)
915 WRITE_UINT32(*p_TmpHmct, tmpReg);
925 tmpReg = (uint32_t)(HMCD_OPCODE_TCP_UDP_UPDATE)
929 tmpReg |= HMCD_TCP_UDP_UPDATE_DST;
932 tmpReg |= HMCD_TCP_UDP_UPDATE_SRC;
934 WRITE_UINT32(*p_TmpHmct, tmpReg);
940 tmpReg = 0;
943 tmpReg |=
948 tmpReg |=
950 WRITE_UINT32(*p_TmpHmct, tmpReg);
967 tmpReg = (uint32_t)(HMCD_OPCODE_REPLACE_IP) << HMCD_OC_SHIFT;
970 tmpReg |= HMCD_IP_REPLACE_TTL_HL;
974 /*tmpReg |= HMCD_IP_REPLACE_REPLACE_IPV4*/;
979 tmpReg |= HMCD_IP_REPLACE_REPLACE_IPV6;
981 tmpReg |= HMCD_IP_REPLACE_ID;
990 WRITE_UINT32(*p_TmpHmct, tmpReg);
1003 tmpReg = (uint32_t)(size << HMCD_IP_REPLACE_L3HDRSIZE_SHIFT);
1004 tmpReg |= (uint32_t)(XX_VirtToPhys(p_TmpData)
1006 WRITE_UINT32(*p_TmpHmct, tmpReg);
1026 tmpReg = (uint32_t)(HMCD_OPCODE_GEN_FIELD_REPLACE) << HMCD_OC_SHIFT;
1027 tmpReg |= p_FmPcdManipParams->u.hdr.customParams.u.genFieldReplace.size << HMCD_GEN_FIELD_SIZE_SHIFT;
1028 tmpReg |= p_FmPcdManipParams->u.hdr.customParams.u.genFieldReplace.srcOffset << HMCD_GEN_FIELD_SRC_OFF_SHIFT;
1029 tmpReg |= p_FmPcdManipParams->u.hdr.customParams.u.genFieldReplace.dstOffset << HMCD_GEN_FIELD_DST_OFF_SHIFT;
1031 tmpReg |= HMCD_GEN_FIELD_MASK_EN;
1034 WRITE_UINT32(*p_TmpHmct, tmpReg);
1042 tmpReg = p_FmPcdManipParams->u.hdr.customParams.u.genFieldReplace.mask << HMCD_GEN_FIELD_MASK_SHIFT;
1043 tmpReg |= p_FmPcdManipParams->u.hdr.customParams.u.genFieldReplace.maskOffset << HMCD_GEN_FIELD_MASK_OFF_SHIFT;
1045 WRITE_UINT32(*p_TmpHmct, tmpReg);
1087 uint16_t tmpReg;
1198 tmpReg = HMTD_CFG_TYPE; /* NADEN = 0 */
1202 tmpReg |= HMTD_CFG_PRS_AFTER_HM;
1211 tmpReg |= HMTD_CFG_NEXT_AD_EN;
1224 WRITE_UINT16(((t_Hmtd *)p_Manip->h_Ad)->cfg, tmpReg);