Lines Matching refs:TCM_REG_INT_STS_WR_1_IS_GRC_OVFL_ERR2
79531 #define TCM_REG_INT_STS_WR_1_IS_GRC_OVFL_ERR2 (0x1<<17) // Write to full GRC input buffer bits [95:64].