Lines Matching refs:PHY_NW_IP_REG_LN0_ANEG_CTRL0_K2_E5
15659 #define PHY_NW_IP_REG_LN0_ANEG_CTRL0_K2_E5 0x006630UL //Access:RW DataWidth:0x8 // Multi Field Register.