Lines Matching refs:PCIEIP_REG_PTM_LOCAL_HI_BB

7240 #define PCIEIP_REG_PTM_LOCAL_HI_BB                                                                           0x000a30UL //Access:R    DataWidth:0x20   // This register is present if PCIE_PTM_SUPP is defined in version.v