Lines Matching refs:PCIEIP_REG_PCIEEP_SRIOV_CTL_E5
3172 #define PCIEIP_REG_PCIEEP_SRIOV_CTL_E5 0x000228UL //Access:RW DataWidth:0x20 //