Lines Matching refs:PCIEIP_REG_PCIEEP_PTM_REQ_RLAT_RRL_E5_SHIFT
4811 #define PCIEIP_REG_PCIEEP_PTM_REQ_RLAT_RRL_E5_SHIFT 0