Lines Matching refs:PCIEIP_REG_PCIEEP_MRG_LANE_CTL_STAT1_MT_E5
2730 #define PCIEIP_REG_PCIEEP_MRG_LANE_CTL_STAT1_MT_E5 (0x7<<3) // Margin type for this lane.