Lines Matching refs:PCIEIP_REG_PCIEEP_MRG_LANE_CTL_STAT14_E5
3088 #define PCIEIP_REG_PCIEEP_MRG_LANE_CTL_STAT14_E5 0x000218UL //Access:RW DataWidth:0x20 //