Lines Matching refs:PCIEIP_REG_PCIEEP_GEN4_LANE_MARGINING_2_MAX_LANES_E5
7364 #define PCIEIP_REG_PCIEEP_GEN4_LANE_MARGINING_2_MAX_LANES_E5 (0x1f<<16) // Max lanes for lane margining at the receiver.