Lines Matching refs:PCIEIP_REG_PCIEEP_CMD_IMM_READINESS_E5
122 #define PCIEIP_REG_PCIEEP_CMD_IMM_READINESS_E5 (0x1<<16) // Reserved.