Lines Matching refs:PCIEIP_REG_LTR2_REG_RESERVED_BB_SHIFT
6067 #define PCIEIP_REG_LTR2_REG_RESERVED_BB_SHIFT 29