Lines Matching defs:PCIE_REG_INT_MASK_ADDRESS_ERROR_K2_E5
40489 #define PCIE_REG_INT_MASK_ADDRESS_ERROR_K2_E5 (0x1<<0) // This bit masks, when set, the Interrupt bit: PCIE_REG_INT_STS.ADDRESS_ERROR .