Lines Matching defs:PCIEIP_VF_REG_PCIEEPVF_LINK_CTL_ASLPC_E5_SHIFT
9683 #define PCIEIP_VF_REG_PCIEEPVF_LINK_CTL_ASLPC_E5_SHIFT 0