Lines Matching defs:PCIEIP_VF_REG_PCIEEPVF_LINK_CTL2_EP1S_E5
9892 #define PCIEIP_VF_REG_PCIEEPVF_LINK_CTL2_EP1S_E5 (0x1<<18) // Equalization phase 2 successful