Lines Matching defs:PCIEIP_REG_PHY_DBG_7_BB
9011 #define PCIEIP_REG_PHY_DBG_7_BB 0x001d1cUL //Access:R DataWidth:0x20 // PHY Debug Signals