Lines Matching defs:PCIEIP_REG_PCIEEP_LINK_CTL2_EP3S_E5_SHIFT
1079 #define PCIEIP_REG_PCIEEP_LINK_CTL2_EP3S_E5_SHIFT 20