Lines Matching defs:PCIEIP_REG_PCIEEP_CAP_PTR_E5
447 #define PCIEIP_REG_PCIEEP_CAP_PTR_E5 0x000034UL //Access:R DataWidth:0x20 //