Lines Matching defs:PCIEIP_REG_PCIEEP_ARI_CAP_HDR_ARIID_E5_SHIFT
2092 #define PCIEIP_REG_PCIEEP_ARI_CAP_HDR_ARIID_E5_SHIFT 0