• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/router/gdb/sim/frv/

Lines Matching refs:item

443   SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item
448 item->slot = (*vliw->current_vliw)[slot];
462 struct frv_interrupt_queue_element *item
464 interrupt = & frv_interrupt_table[item->kind];
477 frv_external_interrupt (current_cpu, item, pc);
481 frv_software_interrupt (current_cpu, item, pc);
489 frv_interrupt_state.imprecise_interrupt = item;
495 frv_program_interrupt (current_cpu, item, pc);
594 SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item
601 if (item->slot == UNIT_I0)
611 SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item, int edr_index
619 edr_index += 4 - item->u.data_written.length;
620 for (i = 0; i < item->u.data_written.length; ++i)
621 SET_EDR (edr_index + i, item->u.data_written.words[i]);
700 SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item
704 struct frv_fp_exception_info *fp_info = & item->u.fp_info;
727 if (item->slot == UNIT_FM0 || item->slot == UNIT_I0)
736 SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item
751 fp_info = & item->u.fp_info;
759 fq_index = fq_for_exception (current_cpu, item);
763 fp_info = & item->u.fp_info;
773 pc = item->vpc;
787 SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item
792 dtt |= item->u.dtt;
801 SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item
804 struct frv_interrupt *interrupt = & frv_interrupt_table[item->kind];
805 int slot = (item->vpc - previous_vliw_pc) / 4;
820 SET_ESR_REC (esr, item->u.rec);
822 SET_ESR_IAEC (esr, item->u.iaec);
832 set_isr_exception_fields (current_cpu, item);
838 else if (item->slot == UNIT_I0)
840 else if (item->slot == UNIT_I1)
861 if (item->u.data_written.length != 0)
863 reg_index = esr_for_data_access_exception (current_cpu, item);
875 set_fp_exception_registers (current_cpu, item);
907 SET_EPCR (reg_index, item->vpc);
912 SET_EAR (reg_index, item->eaddress);
920 int edn = set_edr_register (current_cpu, item, 0/* EDR0-3 */);
928 SET_ESR_DAEC (esr, item->u.daec);
939 SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item
945 set_exception_status_registers (current_cpu, item);
946 interrupt = & frv_interrupt_table[item->kind];
953 vpc = item->vpc;
954 mask = (1 << item->kind);
960 while (item != frv_interrupt_state.queue)
964 --item;
965 kind = item->kind;
971 if (item->vpc == vpc)
974 vpc = item->vpc;
981 set_exception_status_registers (current_cpu, item);
997 SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item, IADDR pc
1005 interrupt = check_for_compound_interrupt (current_cpu, item);
1017 SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item, IADDR pc
1020 struct frv_interrupt *interrupt = & frv_interrupt_table[item->kind];
1220 SIM_CPU *current_cpu, struct frv_interrupt_queue_element *item, IADDR pc
1224 struct frv_interrupt *interrupt = & frv_interrupt_table[item->kind];
1300 SIM_CPU *current_cpu, CGEN_WRITE_QUEUE_ELEMENT *item
1305 frv_interrupt_state.slot = CGEN_WRITE_QUEUE_ELEMENT_PIPE (item);
1308 switch (CGEN_WRITE_QUEUE_ELEMENT_KIND (item))
1326 = item->kinds.mem_qi_write.value;
1331 = item->kinds.mem_hi_write.value;
1336 = item->kinds.mem_si_write.value;
1341 = item->kinds.mem_di_write.value >> 32;
1343 = item->kinds.mem_di_write.value;
1348 = item->kinds.mem_df_write.value >> 32;
1350 = item->kinds.mem_df_write.value;
1355 = item->kinds.mem_xi_write.value[0];
1357 = item->kinds.mem_xi_write.value[1];
1359 = item->kinds.mem_xi_write.value[2];
1361 = item->kinds.mem_xi_write.value[3];
1366 = item->kinds.fn_mem_qi_write.value;
1371 = item->kinds.fn_mem_hi_write.value;
1376 = item->kinds.fn_mem_si_write.value;
1381 = item->kinds.fn_mem_di_write.value >> 32;
1383 = item->kinds.fn_mem_di_write.value;
1388 = item->kinds.fn_mem_df_write.value >> 32;
1390 = item->kinds.fn_mem_df_write.value;
1395 = item->kinds.fn_mem_xi_write.value[0];
1397 = item->kinds.fn_mem_xi_write.value[1];
1399 = item->kinds.fn_mem_xi_write.value[2];
1401 = item->kinds.fn_mem_xi_write.value[3];