am335x-evmsk.dts (279385) | am335x-evmsk.dts (295436) |
---|---|
1/* 2 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/ 3 * 4 * This program is free software; you can redistribute it and/or modify 5 * it under the terms of the GNU General Public License version 2 as 6 * published by the Free Software Foundation. 7 */ 8 9/* 10 * AM335x Starter Kit 11 * http://www.ti.com/tool/tmdssk3358 12 */ 13 14/dts-v1/; 15 16#include "am33xx.dtsi" 17#include <dt-bindings/pwm/pwm.h> | 1/* 2 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/ 3 * 4 * This program is free software; you can redistribute it and/or modify 5 * it under the terms of the GNU General Public License version 2 as 6 * published by the Free Software Foundation. 7 */ 8 9/* 10 * AM335x Starter Kit 11 * http://www.ti.com/tool/tmdssk3358 12 */ 13 14/dts-v1/; 15 16#include "am33xx.dtsi" 17#include <dt-bindings/pwm/pwm.h> |
18#include <dt-bindings/interrupt-controller/irq.h> |
|
18 19/ { 20 model = "TI AM335x EVM-SK"; 21 compatible = "ti,am335x-evmsk", "ti,am33xx"; 22 23 cpus { 24 cpu@0 { 25 cpu0-supply = <&vdd1_reg>; --- 91 unchanged lines hidden (view full) --- 117 linux,code = <0x101>; 118 gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>; 119 }; 120 121 switch@3 { 122 label = "button2"; 123 linux,code = <0x102>; 124 gpios = <&gpio0 30 GPIO_ACTIVE_HIGH>; | 19 20/ { 21 model = "TI AM335x EVM-SK"; 22 compatible = "ti,am335x-evmsk", "ti,am33xx"; 23 24 cpus { 25 cpu@0 { 26 cpu0-supply = <&vdd1_reg>; --- 91 unchanged lines hidden (view full) --- 118 linux,code = <0x101>; 119 gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>; 120 }; 121 122 switch@3 { 123 label = "button2"; 124 linux,code = <0x102>; 125 gpios = <&gpio0 30 GPIO_ACTIVE_HIGH>; |
125 gpio-key,wakeup; | 126 wakeup-source; |
126 }; 127 128 switch@4 { 129 label = "button3"; 130 linux,code = <0x103>; 131 gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>; 132 }; 133 }; 134 135 backlight { 136 compatible = "pwm-backlight"; 137 pwms = <&ecap2 0 50000 PWM_POLARITY_INVERTED>; 138 brightness-levels = <0 58 61 66 75 90 125 170 255>; 139 default-brightness-level = <8>; 140 }; 141 142 sound { | 127 }; 128 129 switch@4 { 130 label = "button3"; 131 linux,code = <0x103>; 132 gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>; 133 }; 134 }; 135 136 backlight { 137 compatible = "pwm-backlight"; 138 pwms = <&ecap2 0 50000 PWM_POLARITY_INVERTED>; 139 brightness-levels = <0 58 61 66 75 90 125 170 255>; 140 default-brightness-level = <8>; 141 }; 142 143 sound { |
143 compatible = "ti,da830-evm-audio"; 144 ti,model = "AM335x-EVMSK"; 145 ti,audio-codec = <&tlv320aic3106>; 146 ti,mcasp-controller = <&mcasp1>; 147 ti,codec-clock-rate = <24000000>; 148 ti,audio-routing = 149 "Headphone Jack", "HPLOUT", 150 "Headphone Jack", "HPROUT"; | 144 compatible = "simple-audio-card"; 145 simple-audio-card,name = "AM335x-EVMSK"; 146 simple-audio-card,widgets = 147 "Headphone", "Headphone Jack"; 148 simple-audio-card,routing = 149 "Headphone Jack", "HPLOUT", 150 "Headphone Jack", "HPROUT"; 151 simple-audio-card,format = "dsp_b"; 152 simple-audio-card,bitclock-master = <&sound_master>; 153 simple-audio-card,frame-master = <&sound_master>; 154 simple-audio-card,bitclock-inversion; 155 156 simple-audio-card,cpu { 157 sound-dai = <&mcasp1>; 158 }; 159 160 sound_master: simple-audio-card,codec { 161 sound-dai = <&tlv320aic3106>; 162 system-clock-frequency = <24000000>; 163 }; |
151 }; 152 153 panel { 154 compatible = "ti,tilcdc,panel"; 155 pinctrl-names = "default", "sleep"; 156 pinctrl-0 = <&lcd_pins_default>; 157 pinctrl-1 = <&lcd_pins_sleep>; 158 status = "okay"; --- 27 unchanged lines hidden (view full) --- 186}; 187 188&am33xx_pinmux { 189 pinctrl-names = "default"; 190 pinctrl-0 = <&gpio_keys_s0 &clkout2_pin>; 191 192 lcd_pins_default: lcd_pins_default { 193 pinctrl-single,pins = < | 164 }; 165 166 panel { 167 compatible = "ti,tilcdc,panel"; 168 pinctrl-names = "default", "sleep"; 169 pinctrl-0 = <&lcd_pins_default>; 170 pinctrl-1 = <&lcd_pins_sleep>; 171 status = "okay"; --- 27 unchanged lines hidden (view full) --- 199}; 200 201&am33xx_pinmux { 202 pinctrl-names = "default"; 203 pinctrl-0 = <&gpio_keys_s0 &clkout2_pin>; 204 205 lcd_pins_default: lcd_pins_default { 206 pinctrl-single,pins = < |
194 0x20 (PIN_OUTPUT | MUX_MODE1) /* gpmc_ad8.lcd_data23 */ 195 0x24 (PIN_OUTPUT | MUX_MODE1) /* gpmc_ad9.lcd_data22 */ 196 0x28 (PIN_OUTPUT | MUX_MODE1) /* gpmc_ad10.lcd_data21 */ 197 0x2c (PIN_OUTPUT | MUX_MODE1) /* gpmc_ad11.lcd_data20 */ 198 0x30 (PIN_OUTPUT | MUX_MODE1) /* gpmc_ad12.lcd_data19 */ 199 0x34 (PIN_OUTPUT | MUX_MODE1) /* gpmc_ad13.lcd_data18 */ 200 0x38 (PIN_OUTPUT | MUX_MODE1) /* gpmc_ad14.lcd_data17 */ 201 0x3c (PIN_OUTPUT | MUX_MODE1) /* gpmc_ad15.lcd_data16 */ 202 0xa0 (PIN_OUTPUT | MUX_MODE0) /* lcd_data0.lcd_data0 */ 203 0xa4 (PIN_OUTPUT | MUX_MODE0) /* lcd_data1.lcd_data1 */ 204 0xa8 (PIN_OUTPUT | MUX_MODE0) /* lcd_data2.lcd_data2 */ 205 0xac (PIN_OUTPUT | MUX_MODE0) /* lcd_data3.lcd_data3 */ 206 0xb0 (PIN_OUTPUT | MUX_MODE0) /* lcd_data4.lcd_data4 */ 207 0xb4 (PIN_OUTPUT | MUX_MODE0) /* lcd_data5.lcd_data5 */ 208 0xb8 (PIN_OUTPUT | MUX_MODE0) /* lcd_data6.lcd_data6 */ 209 0xbc (PIN_OUTPUT | MUX_MODE0) /* lcd_data7.lcd_data7 */ 210 0xc0 (PIN_OUTPUT | MUX_MODE0) /* lcd_data8.lcd_data8 */ 211 0xc4 (PIN_OUTPUT | MUX_MODE0) /* lcd_data9.lcd_data9 */ 212 0xc8 (PIN_OUTPUT | MUX_MODE0) /* lcd_data10.lcd_data10 */ 213 0xcc (PIN_OUTPUT | MUX_MODE0) /* lcd_data11.lcd_data11 */ 214 0xd0 (PIN_OUTPUT | MUX_MODE0) /* lcd_data12.lcd_data12 */ 215 0xd4 (PIN_OUTPUT | MUX_MODE0) /* lcd_data13.lcd_data13 */ 216 0xd8 (PIN_OUTPUT | MUX_MODE0) /* lcd_data14.lcd_data14 */ 217 0xdc (PIN_OUTPUT | MUX_MODE0) /* lcd_data15.lcd_data15 */ 218 0xe0 (PIN_OUTPUT | MUX_MODE0) /* lcd_vsync.lcd_vsync */ 219 0xe4 (PIN_OUTPUT | MUX_MODE0) /* lcd_hsync.lcd_hsync */ 220 0xe8 (PIN_OUTPUT | MUX_MODE0) /* lcd_pclk.lcd_pclk */ 221 0xec (PIN_OUTPUT | MUX_MODE0) /* lcd_ac_bias_en.lcd_ac_bias_en */ | 207 AM33XX_IOPAD(0x820, PIN_OUTPUT | MUX_MODE1) /* gpmc_ad8.lcd_data23 */ 208 AM33XX_IOPAD(0x824, PIN_OUTPUT | MUX_MODE1) /* gpmc_ad9.lcd_data22 */ 209 AM33XX_IOPAD(0x828, PIN_OUTPUT | MUX_MODE1) /* gpmc_ad10.lcd_data21 */ 210 AM33XX_IOPAD(0x82c, PIN_OUTPUT | MUX_MODE1) /* gpmc_ad11.lcd_data20 */ 211 AM33XX_IOPAD(0x830, PIN_OUTPUT | MUX_MODE1) /* gpmc_ad12.lcd_data19 */ 212 AM33XX_IOPAD(0x834, PIN_OUTPUT | MUX_MODE1) /* gpmc_ad13.lcd_data18 */ 213 AM33XX_IOPAD(0x838, PIN_OUTPUT | MUX_MODE1) /* gpmc_ad14.lcd_data17 */ 214 AM33XX_IOPAD(0x83c, PIN_OUTPUT | MUX_MODE1) /* gpmc_ad15.lcd_data16 */ 215 AM33XX_IOPAD(0x8a0, PIN_OUTPUT | MUX_MODE0) /* lcd_data0.lcd_data0 */ 216 AM33XX_IOPAD(0x8a4, PIN_OUTPUT | MUX_MODE0) /* lcd_data1.lcd_data1 */ 217 AM33XX_IOPAD(0x8a8, PIN_OUTPUT | MUX_MODE0) /* lcd_data2.lcd_data2 */ 218 AM33XX_IOPAD(0x8ac, PIN_OUTPUT | MUX_MODE0) /* lcd_data3.lcd_data3 */ 219 AM33XX_IOPAD(0x8b0, PIN_OUTPUT | MUX_MODE0) /* lcd_data4.lcd_data4 */ 220 AM33XX_IOPAD(0x8b4, PIN_OUTPUT | MUX_MODE0) /* lcd_data5.lcd_data5 */ 221 AM33XX_IOPAD(0x8b8, PIN_OUTPUT | MUX_MODE0) /* lcd_data6.lcd_data6 */ 222 AM33XX_IOPAD(0x8bc, PIN_OUTPUT | MUX_MODE0) /* lcd_data7.lcd_data7 */ 223 AM33XX_IOPAD(0x8c0, PIN_OUTPUT | MUX_MODE0) /* lcd_data8.lcd_data8 */ 224 AM33XX_IOPAD(0x8c4, PIN_OUTPUT | MUX_MODE0) /* lcd_data9.lcd_data9 */ 225 AM33XX_IOPAD(0x8c8, PIN_OUTPUT | MUX_MODE0) /* lcd_data10.lcd_data10 */ 226 AM33XX_IOPAD(0x8cc, PIN_OUTPUT | MUX_MODE0) /* lcd_data11.lcd_data11 */ 227 AM33XX_IOPAD(0x8d0, PIN_OUTPUT | MUX_MODE0) /* lcd_data12.lcd_data12 */ 228 AM33XX_IOPAD(0x8d4, PIN_OUTPUT | MUX_MODE0) /* lcd_data13.lcd_data13 */ 229 AM33XX_IOPAD(0x8d8, PIN_OUTPUT | MUX_MODE0) /* lcd_data14.lcd_data14 */ 230 AM33XX_IOPAD(0x8dc, PIN_OUTPUT | MUX_MODE0) /* lcd_data15.lcd_data15 */ 231 AM33XX_IOPAD(0x8e0, PIN_OUTPUT | MUX_MODE0) /* lcd_vsync.lcd_vsync */ 232 AM33XX_IOPAD(0x8e4, PIN_OUTPUT | MUX_MODE0) /* lcd_hsync.lcd_hsync */ 233 AM33XX_IOPAD(0x8e8, PIN_OUTPUT | MUX_MODE0) /* lcd_pclk.lcd_pclk */ 234 AM33XX_IOPAD(0x8ec, PIN_OUTPUT | MUX_MODE0) /* lcd_ac_bias_en.lcd_ac_bias_en */ |
222 >; 223 }; 224 225 lcd_pins_sleep: lcd_pins_sleep { 226 pinctrl-single,pins = < | 235 >; 236 }; 237 238 lcd_pins_sleep: lcd_pins_sleep { 239 pinctrl-single,pins = < |
227 0x20 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad8.lcd_data23 */ 228 0x24 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad9.lcd_data22 */ 229 0x28 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad10.lcd_data21 */ 230 0x2c (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad11.lcd_data20 */ 231 0x30 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad12.lcd_data19 */ 232 0x34 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad13.lcd_data18 */ 233 0x38 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad14.lcd_data17 */ 234 0x3c (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad15.lcd_data16 */ 235 0xa0 (PULL_DISABLE | MUX_MODE7) /* lcd_data0.lcd_data0 */ 236 0xa4 (PULL_DISABLE | MUX_MODE7) /* lcd_data1.lcd_data1 */ 237 0xa8 (PULL_DISABLE | MUX_MODE7) /* lcd_data2.lcd_data2 */ 238 0xac (PULL_DISABLE | MUX_MODE7) /* lcd_data3.lcd_data3 */ 239 0xb0 (PULL_DISABLE | MUX_MODE7) /* lcd_data4.lcd_data4 */ 240 0xb4 (PULL_DISABLE | MUX_MODE7) /* lcd_data5.lcd_data5 */ 241 0xb8 (PULL_DISABLE | MUX_MODE7) /* lcd_data6.lcd_data6 */ 242 0xbc (PULL_DISABLE | MUX_MODE7) /* lcd_data7.lcd_data7 */ 243 0xc0 (PULL_DISABLE | MUX_MODE7) /* lcd_data8.lcd_data8 */ 244 0xc4 (PULL_DISABLE | MUX_MODE7) /* lcd_data9.lcd_data9 */ 245 0xc8 (PULL_DISABLE | MUX_MODE7) /* lcd_data10.lcd_data10 */ 246 0xcc (PULL_DISABLE | MUX_MODE7) /* lcd_data11.lcd_data11 */ 247 0xd0 (PULL_DISABLE | MUX_MODE7) /* lcd_data12.lcd_data12 */ 248 0xd4 (PULL_DISABLE | MUX_MODE7) /* lcd_data13.lcd_data13 */ 249 0xd8 (PULL_DISABLE | MUX_MODE7) /* lcd_data14.lcd_data14 */ 250 0xdc (PULL_DISABLE | MUX_MODE7) /* lcd_data15.lcd_data15 */ 251 0xe0 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_vsync.lcd_vsync */ 252 0xe4 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_hsync.lcd_hsync */ 253 0xe8 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_pclk.lcd_pclk */ 254 0xec (PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_ac_bias_en.lcd_ac_bias_en */ | 240 AM33XX_IOPAD(0x820, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad8.lcd_data23 */ 241 AM33XX_IOPAD(0x824, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad9.lcd_data22 */ 242 AM33XX_IOPAD(0x828, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad10.lcd_data21 */ 243 AM33XX_IOPAD(0x82c, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad11.lcd_data20 */ 244 AM33XX_IOPAD(0x830, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad12.lcd_data19 */ 245 AM33XX_IOPAD(0x834, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad13.lcd_data18 */ 246 AM33XX_IOPAD(0x838, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad14.lcd_data17 */ 247 AM33XX_IOPAD(0x83c, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad15.lcd_data16 */ 248 AM33XX_IOPAD(0x8a0, PULL_DISABLE | MUX_MODE7) /* lcd_data0.lcd_data0 */ 249 AM33XX_IOPAD(0x8a4, PULL_DISABLE | MUX_MODE7) /* lcd_data1.lcd_data1 */ 250 AM33XX_IOPAD(0x8a8, PULL_DISABLE | MUX_MODE7) /* lcd_data2.lcd_data2 */ 251 AM33XX_IOPAD(0x8ac, PULL_DISABLE | MUX_MODE7) /* lcd_data3.lcd_data3 */ 252 AM33XX_IOPAD(0x8b0, PULL_DISABLE | MUX_MODE7) /* lcd_data4.lcd_data4 */ 253 AM33XX_IOPAD(0x8b4, PULL_DISABLE | MUX_MODE7) /* lcd_data5.lcd_data5 */ 254 AM33XX_IOPAD(0x8b8, PULL_DISABLE | MUX_MODE7) /* lcd_data6.lcd_data6 */ 255 AM33XX_IOPAD(0x8bc, PULL_DISABLE | MUX_MODE7) /* lcd_data7.lcd_data7 */ 256 AM33XX_IOPAD(0x8c0, PULL_DISABLE | MUX_MODE7) /* lcd_data8.lcd_data8 */ 257 AM33XX_IOPAD(0x8c4, PULL_DISABLE | MUX_MODE7) /* lcd_data9.lcd_data9 */ 258 AM33XX_IOPAD(0x8c8, PULL_DISABLE | MUX_MODE7) /* lcd_data10.lcd_data10 */ 259 AM33XX_IOPAD(0x8cc, PULL_DISABLE | MUX_MODE7) /* lcd_data11.lcd_data11 */ 260 AM33XX_IOPAD(0x8d0, PULL_DISABLE | MUX_MODE7) /* lcd_data12.lcd_data12 */ 261 AM33XX_IOPAD(0x8d4, PULL_DISABLE | MUX_MODE7) /* lcd_data13.lcd_data13 */ 262 AM33XX_IOPAD(0x8d8, PULL_DISABLE | MUX_MODE7) /* lcd_data14.lcd_data14 */ 263 AM33XX_IOPAD(0x8dc, PULL_DISABLE | MUX_MODE7) /* lcd_data15.lcd_data15 */ 264 AM33XX_IOPAD(0x8e0, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_vsync.lcd_vsync */ 265 AM33XX_IOPAD(0x8e4, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_hsync.lcd_hsync */ 266 AM33XX_IOPAD(0x8e8, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_pclk.lcd_pclk */ 267 AM33XX_IOPAD(0x8ec, PIN_INPUT_PULLDOWN | MUX_MODE7) /* lcd_ac_bias_en.lcd_ac_bias_en */ |
255 >; 256 }; 257 258 259 user_leds_s0: user_leds_s0 { 260 pinctrl-single,pins = < | 268 >; 269 }; 270 271 272 user_leds_s0: user_leds_s0 { 273 pinctrl-single,pins = < |
261 0x10 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad4.gpio1_4 */ 262 0x14 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad5.gpio1_5 */ 263 0x18 (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad6.gpio1_6 */ 264 0x1c (PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad7.gpio1_7 */ | 274 AM33XX_IOPAD(0x810, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad4.gpio1_4 */ 275 AM33XX_IOPAD(0x814, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad5.gpio1_5 */ 276 AM33XX_IOPAD(0x818, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad6.gpio1_6 */ 277 AM33XX_IOPAD(0x81c, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_ad7.gpio1_7 */ |
265 >; 266 }; 267 268 gpio_keys_s0: gpio_keys_s0 { 269 pinctrl-single,pins = < | 278 >; 279 }; 280 281 gpio_keys_s0: gpio_keys_s0 { 282 pinctrl-single,pins = < |
270 0x94 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_oen_ren.gpio2_3 */ 271 0x90 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_advn_ale.gpio2_2 */ 272 0x70 (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_wait0.gpio0_30 */ 273 0x9c (PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ben0_cle.gpio2_5 */ | 283 AM33XX_IOPAD(0x894, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_oen_ren.gpio2_3 */ 284 AM33XX_IOPAD(0x890, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_advn_ale.gpio2_2 */ 285 AM33XX_IOPAD(0x870, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_wait0.gpio0_30 */ 286 AM33XX_IOPAD(0x89c, PIN_INPUT_PULLDOWN | MUX_MODE7) /* gpmc_ben0_cle.gpio2_5 */ |
274 >; 275 }; 276 277 i2c0_pins: pinmux_i2c0_pins { 278 pinctrl-single,pins = < | 287 >; 288 }; 289 290 i2c0_pins: pinmux_i2c0_pins { 291 pinctrl-single,pins = < |
279 0x188 (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */ 280 0x18c (PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */ | 292 AM33XX_IOPAD(0x988, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */ 293 AM33XX_IOPAD(0x98c, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */ |
281 >; 282 }; 283 284 uart0_pins: pinmux_uart0_pins { 285 pinctrl-single,pins = < | 294 >; 295 }; 296 297 uart0_pins: pinmux_uart0_pins { 298 pinctrl-single,pins = < |
286 0x170 (PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */ 287 0x174 (PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */ | 299 AM33XX_IOPAD(0x970, PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */ 300 AM33XX_IOPAD(0x974, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */ |
288 >; 289 }; 290 291 clkout2_pin: pinmux_clkout2_pin { 292 pinctrl-single,pins = < | 301 >; 302 }; 303 304 clkout2_pin: pinmux_clkout2_pin { 305 pinctrl-single,pins = < |
293 0x1b4 (PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr1.clkout2 */ | 306 AM33XX_IOPAD(0x9b4, PIN_OUTPUT_PULLDOWN | MUX_MODE3) /* xdma_event_intr1.clkout2 */ |
294 >; 295 }; 296 297 ecap2_pins: backlight_pins { 298 pinctrl-single,pins = < | 307 >; 308 }; 309 310 ecap2_pins: backlight_pins { 311 pinctrl-single,pins = < |
299 0x19c 0x4 /* mcasp0_ahclkr.ecap2_in_pwm2_out MODE4 */ | 312 AM33XX_IOPAD(0x99c, MUX_MODE4) /* mcasp0_ahclkr.ecap2_in_pwm2_out */ |
300 >; 301 }; 302 303 cpsw_default: cpsw_default { 304 pinctrl-single,pins = < 305 /* Slave 1 */ | 313 >; 314 }; 315 316 cpsw_default: cpsw_default { 317 pinctrl-single,pins = < 318 /* Slave 1 */ |
306 0x114 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txen.rgmii1_tctl */ 307 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxdv.rgmii1_rctl */ 308 0x11c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd3.rgmii1_td3 */ 309 0x120 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd2.rgmii1_td2 */ 310 0x124 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd1.rgmii1_td1 */ 311 0x128 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd0.rgmii1_td0 */ 312 0x12c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txclk.rgmii1_tclk */ 313 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rgmii1_rclk */ 314 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd3.rgmii1_rd3 */ 315 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd2.rgmii1_rd2 */ 316 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd1.rgmii1_rd1 */ 317 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd0.rgmii1_rd0 */ | 319 AM33XX_IOPAD(0x914, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txen.rgmii1_tctl */ 320 AM33XX_IOPAD(0x918, PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxdv.rgmii1_rctl */ 321 AM33XX_IOPAD(0x91c, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd3.rgmii1_td3 */ 322 AM33XX_IOPAD(0x920, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd2.rgmii1_td2 */ 323 AM33XX_IOPAD(0x924, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd1.rgmii1_td1 */ 324 AM33XX_IOPAD(0x928, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txd0.rgmii1_td0 */ 325 AM33XX_IOPAD(0x92c, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* mii1_txclk.rgmii1_tclk */ 326 AM33XX_IOPAD(0x930, PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxclk.rgmii1_rclk */ 327 AM33XX_IOPAD(0x934, PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd3.rgmii1_rd3 */ 328 AM33XX_IOPAD(0x938, PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd2.rgmii1_rd2 */ 329 AM33XX_IOPAD(0x93c, PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd1.rgmii1_rd1 */ 330 AM33XX_IOPAD(0x940, PIN_INPUT_PULLDOWN | MUX_MODE2) /* mii1_rxd0.rgmii1_rd0 */ |
318 319 /* Slave 2 */ | 331 332 /* Slave 2 */ |
320 0x40 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a0.rgmii2_tctl */ 321 0x44 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a1.rgmii2_rctl */ 322 0x48 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a2.rgmii2_td3 */ 323 0x4c (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a3.rgmii2_td2 */ 324 0x50 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a4.rgmii2_td1 */ 325 0x54 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a5.rgmii2_td0 */ 326 0x58 (PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a6.rgmii2_tclk */ 327 0x5c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a7.rgmii2_rclk */ 328 0x60 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a8.rgmii2_rd3 */ 329 0x64 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a9.rgmii2_rd2 */ 330 0x68 (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a10.rgmii2_rd1 */ 331 0x6c (PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a11.rgmii2_rd0 */ | 333 AM33XX_IOPAD(0x840, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a0.rgmii2_tctl */ 334 AM33XX_IOPAD(0x844, PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a1.rgmii2_rctl */ 335 AM33XX_IOPAD(0x848, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a2.rgmii2_td3 */ 336 AM33XX_IOPAD(0x84c, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a3.rgmii2_td2 */ 337 AM33XX_IOPAD(0x850, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a4.rgmii2_td1 */ 338 AM33XX_IOPAD(0x854, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a5.rgmii2_td0 */ 339 AM33XX_IOPAD(0x858, PIN_OUTPUT_PULLDOWN | MUX_MODE2) /* gpmc_a6.rgmii2_tclk */ 340 AM33XX_IOPAD(0x85c, PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a7.rgmii2_rclk */ 341 AM33XX_IOPAD(0x860, PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a8.rgmii2_rd3 */ 342 AM33XX_IOPAD(0x864, PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a9.rgmii2_rd2 */ 343 AM33XX_IOPAD(0x868, PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a10.rgmii2_rd1 */ 344 AM33XX_IOPAD(0x86c, PIN_INPUT_PULLDOWN | MUX_MODE2) /* gpmc_a11.rgmii2_rd0 */ |
332 >; 333 }; 334 335 cpsw_sleep: cpsw_sleep { 336 pinctrl-single,pins = < 337 /* Slave 1 reset value */ | 345 >; 346 }; 347 348 cpsw_sleep: cpsw_sleep { 349 pinctrl-single,pins = < 350 /* Slave 1 reset value */ |
338 0x114 (PIN_INPUT_PULLDOWN | MUX_MODE7) 339 0x118 (PIN_INPUT_PULLDOWN | MUX_MODE7) 340 0x11c (PIN_INPUT_PULLDOWN | MUX_MODE7) 341 0x120 (PIN_INPUT_PULLDOWN | MUX_MODE7) 342 0x124 (PIN_INPUT_PULLDOWN | MUX_MODE7) 343 0x128 (PIN_INPUT_PULLDOWN | MUX_MODE7) 344 0x12c (PIN_INPUT_PULLDOWN | MUX_MODE7) 345 0x130 (PIN_INPUT_PULLDOWN | MUX_MODE7) 346 0x134 (PIN_INPUT_PULLDOWN | MUX_MODE7) 347 0x138 (PIN_INPUT_PULLDOWN | MUX_MODE7) 348 0x13c (PIN_INPUT_PULLDOWN | MUX_MODE7) 349 0x140 (PIN_INPUT_PULLDOWN | MUX_MODE7) | 351 AM33XX_IOPAD(0x914, PIN_INPUT_PULLDOWN | MUX_MODE7) 352 AM33XX_IOPAD(0x918, PIN_INPUT_PULLDOWN | MUX_MODE7) 353 AM33XX_IOPAD(0x91c, PIN_INPUT_PULLDOWN | MUX_MODE7) 354 AM33XX_IOPAD(0x920, PIN_INPUT_PULLDOWN | MUX_MODE7) 355 AM33XX_IOPAD(0x924, PIN_INPUT_PULLDOWN | MUX_MODE7) 356 AM33XX_IOPAD(0x928, PIN_INPUT_PULLDOWN | MUX_MODE7) 357 AM33XX_IOPAD(0x92c, PIN_INPUT_PULLDOWN | MUX_MODE7) 358 AM33XX_IOPAD(0x930, PIN_INPUT_PULLDOWN | MUX_MODE7) 359 AM33XX_IOPAD(0x934, PIN_INPUT_PULLDOWN | MUX_MODE7) 360 AM33XX_IOPAD(0x938, PIN_INPUT_PULLDOWN | MUX_MODE7) 361 AM33XX_IOPAD(0x93c, PIN_INPUT_PULLDOWN | MUX_MODE7) 362 AM33XX_IOPAD(0x940, PIN_INPUT_PULLDOWN | MUX_MODE7) |
350 351 /* Slave 2 reset value*/ | 363 364 /* Slave 2 reset value*/ |
352 0x40 (PIN_INPUT_PULLDOWN | MUX_MODE7) 353 0x44 (PIN_INPUT_PULLDOWN | MUX_MODE7) 354 0x48 (PIN_INPUT_PULLDOWN | MUX_MODE7) 355 0x4c (PIN_INPUT_PULLDOWN | MUX_MODE7) 356 0x50 (PIN_INPUT_PULLDOWN | MUX_MODE7) 357 0x54 (PIN_INPUT_PULLDOWN | MUX_MODE7) 358 0x58 (PIN_INPUT_PULLDOWN | MUX_MODE7) 359 0x5c (PIN_INPUT_PULLDOWN | MUX_MODE7) 360 0x60 (PIN_INPUT_PULLDOWN | MUX_MODE7) 361 0x64 (PIN_INPUT_PULLDOWN | MUX_MODE7) 362 0x68 (PIN_INPUT_PULLDOWN | MUX_MODE7) 363 0x6c (PIN_INPUT_PULLDOWN | MUX_MODE7) | 365 AM33XX_IOPAD(0x840, PIN_INPUT_PULLDOWN | MUX_MODE7) 366 AM33XX_IOPAD(0x844, PIN_INPUT_PULLDOWN | MUX_MODE7) 367 AM33XX_IOPAD(0x848, PIN_INPUT_PULLDOWN | MUX_MODE7) 368 AM33XX_IOPAD(0x84c, PIN_INPUT_PULLDOWN | MUX_MODE7) 369 AM33XX_IOPAD(0x850, PIN_INPUT_PULLDOWN | MUX_MODE7) 370 AM33XX_IOPAD(0x854, PIN_INPUT_PULLDOWN | MUX_MODE7) 371 AM33XX_IOPAD(0x858, PIN_INPUT_PULLDOWN | MUX_MODE7) 372 AM33XX_IOPAD(0x85c, PIN_INPUT_PULLDOWN | MUX_MODE7) 373 AM33XX_IOPAD(0x860, PIN_INPUT_PULLDOWN | MUX_MODE7) 374 AM33XX_IOPAD(0x864, PIN_INPUT_PULLDOWN | MUX_MODE7) 375 AM33XX_IOPAD(0x868, PIN_INPUT_PULLDOWN | MUX_MODE7) 376 AM33XX_IOPAD(0x86c, PIN_INPUT_PULLDOWN | MUX_MODE7) |
364 >; 365 }; 366 367 davinci_mdio_default: davinci_mdio_default { 368 pinctrl-single,pins = < 369 /* MDIO */ | 377 >; 378 }; 379 380 davinci_mdio_default: davinci_mdio_default { 381 pinctrl-single,pins = < 382 /* MDIO */ |
370 0x148 (PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */ 371 0x14c (PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */ | 383 AM33XX_IOPAD(0x948, PIN_INPUT_PULLUP | SLEWCTRL_FAST | MUX_MODE0) /* mdio_data.mdio_data */ 384 AM33XX_IOPAD(0x94c, PIN_OUTPUT_PULLUP | MUX_MODE0) /* mdio_clk.mdio_clk */ |
372 >; 373 }; 374 375 davinci_mdio_sleep: davinci_mdio_sleep { 376 pinctrl-single,pins = < 377 /* MDIO reset value */ | 385 >; 386 }; 387 388 davinci_mdio_sleep: davinci_mdio_sleep { 389 pinctrl-single,pins = < 390 /* MDIO reset value */ |
378 0x148 (PIN_INPUT_PULLDOWN | MUX_MODE7) 379 0x14c (PIN_INPUT_PULLDOWN | MUX_MODE7) | 391 AM33XX_IOPAD(0x948, PIN_INPUT_PULLDOWN | MUX_MODE7) 392 AM33XX_IOPAD(0x94c, PIN_INPUT_PULLDOWN | MUX_MODE7) |
380 >; 381 }; 382 383 mmc1_pins: pinmux_mmc1_pins { 384 pinctrl-single,pins = < | 393 >; 394 }; 395 396 mmc1_pins: pinmux_mmc1_pins { 397 pinctrl-single,pins = < |
385 0x160 (PIN_INPUT | MUX_MODE7) /* spi0_cs1.gpio0_6 */ | 398 AM33XX_IOPAD(0x960, PIN_INPUT | MUX_MODE7) /* spi0_cs1.gpio0_6 */ |
386 >; 387 }; 388 389 mcasp1_pins: mcasp1_pins { 390 pinctrl-single,pins = < | 399 >; 400 }; 401 402 mcasp1_pins: mcasp1_pins { 403 pinctrl-single,pins = < |
391 0x10c (PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_crs.mcasp1_aclkx */ 392 0x110 (PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_rxerr.mcasp1_fsx */ 393 0x108 (PIN_OUTPUT_PULLDOWN | MUX_MODE4) /* mii1_col.mcasp1_axr2 */ 394 0x144 (PIN_INPUT_PULLDOWN | MUX_MODE4) /* rmii1_ref_clk.mcasp1_axr3 */ | 404 AM33XX_IOPAD(0x90c, PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_crs.mcasp1_aclkx */ 405 AM33XX_IOPAD(0x910, PIN_INPUT_PULLDOWN | MUX_MODE4) /* mii1_rxerr.mcasp1_fsx */ 406 AM33XX_IOPAD(0x908, PIN_OUTPUT_PULLDOWN | MUX_MODE4) /* mii1_col.mcasp1_axr2 */ 407 AM33XX_IOPAD(0x944, PIN_INPUT_PULLDOWN | MUX_MODE4) /* rmii1_ref_clk.mcasp1_axr3 */ |
395 >; 396 }; 397 | 408 >; 409 }; 410 |
411 mcasp1_pins_sleep: mcasp1_pins_sleep { 412 pinctrl-single,pins = < 413 AM33XX_IOPAD(0x90c, PIN_INPUT_PULLDOWN | MUX_MODE7) 414 AM33XX_IOPAD(0x910, PIN_INPUT_PULLDOWN | MUX_MODE7) 415 AM33XX_IOPAD(0x908, PIN_INPUT_PULLDOWN | MUX_MODE7) 416 AM33XX_IOPAD(0x944, PIN_INPUT_PULLDOWN | MUX_MODE7) 417 >; 418 }; 419 |
|
398 mmc2_pins: pinmux_mmc2_pins { 399 pinctrl-single,pins = < | 420 mmc2_pins: pinmux_mmc2_pins { 421 pinctrl-single,pins = < |
400 0x74 (PIN_INPUT_PULLUP | MUX_MODE7) /* gpmc_wpn.gpio0_31 */ 401 0x80 (PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn1.mmc1_clk */ 402 0x84 (PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn2.mmc1_cmd */ 403 0x00 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad0.mmc1_dat0 */ 404 0x04 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad1.mmc1_dat1 */ 405 0x08 (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad2.mmc1_dat2 */ 406 0x0c (PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad3.mmc1_dat3 */ | 422 AM33XX_IOPAD(0x874, PIN_INPUT_PULLUP | MUX_MODE7) /* gpmc_wpn.gpio0_31 */ 423 AM33XX_IOPAD(0x880, PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn1.mmc1_clk */ 424 AM33XX_IOPAD(0x884, PIN_INPUT_PULLUP | MUX_MODE2) /* gpmc_csn2.mmc1_cmd */ 425 AM33XX_IOPAD(0x800, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad0.mmc1_dat0 */ 426 AM33XX_IOPAD(0x804, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad1.mmc1_dat1 */ 427 AM33XX_IOPAD(0x808, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad2.mmc1_dat2 */ 428 AM33XX_IOPAD(0x80c, PIN_INPUT_PULLUP | MUX_MODE1) /* gpmc_ad3.mmc1_dat3 */ |
407 >; 408 }; 409 410 wl12xx_gpio: pinmux_wl12xx_gpio { 411 pinctrl-single,pins = < | 429 >; 430 }; 431 432 wl12xx_gpio: pinmux_wl12xx_gpio { 433 pinctrl-single,pins = < |
412 0x7c (PIN_OUTPUT_PULLUP | MUX_MODE7) /* gpmc_csn0.gpio1_29 */ | 434 AM33XX_IOPAD(0x87c, PIN_OUTPUT_PULLUP | MUX_MODE7) /* gpmc_csn0.gpio1_29 */ |
413 >; 414 }; 415}; 416 417&uart0 { 418 pinctrl-names = "default"; 419 pinctrl-0 = <&uart0_pins>; 420 --- 35 unchanged lines hidden (view full) --- 456 st,min-limit-y = <120>; 457 st,min-limit-z = <140>; 458 st,max-limit-x = <550>; 459 st,max-limit-y = <550>; 460 st,max-limit-z = <750>; 461 }; 462 463 tlv320aic3106: tlv320aic3106@1b { | 435 >; 436 }; 437}; 438 439&uart0 { 440 pinctrl-names = "default"; 441 pinctrl-0 = <&uart0_pins>; 442 --- 35 unchanged lines hidden (view full) --- 478 st,min-limit-y = <120>; 479 st,min-limit-z = <140>; 480 st,max-limit-x = <550>; 481 st,max-limit-y = <550>; 482 st,max-limit-z = <750>; 483 }; 484 485 tlv320aic3106: tlv320aic3106@1b { |
486 #sound-dai-cells = <0>; |
|
464 compatible = "ti,tlv320aic3106"; 465 reg = <0x1b>; 466 status = "okay"; 467 468 /* Regulators */ 469 AVDD-supply = <&vaux2_reg>; 470 IOVDD-supply = <&vaux2_reg>; 471 DRVDD-supply = <&vaux2_reg>; --- 147 unchanged lines hidden (view full) --- 619}; 620 621&mmc1 { 622 status = "okay"; 623 vmmc-supply = <&vmmc_reg>; 624 bus-width = <4>; 625 pinctrl-names = "default"; 626 pinctrl-0 = <&mmc1_pins>; | 487 compatible = "ti,tlv320aic3106"; 488 reg = <0x1b>; 489 status = "okay"; 490 491 /* Regulators */ 492 AVDD-supply = <&vaux2_reg>; 493 IOVDD-supply = <&vaux2_reg>; 494 DRVDD-supply = <&vaux2_reg>; --- 147 unchanged lines hidden (view full) --- 642}; 643 644&mmc1 { 645 status = "okay"; 646 vmmc-supply = <&vmmc_reg>; 647 bus-width = <4>; 648 pinctrl-names = "default"; 649 pinctrl-0 = <&mmc1_pins>; |
627 cd-gpios = <&gpio0 6 GPIO_ACTIVE_HIGH>; | 650 cd-gpios = <&gpio0 6 GPIO_ACTIVE_LOW>; |
628}; 629 630&sham { 631 status = "okay"; 632}; 633 634&aes { 635 status = "okay"; --- 6 unchanged lines hidden (view full) --- 642&mmc2 { 643 status = "okay"; 644 vmmc-supply = <&wl12xx_vmmc>; 645 ti,non-removable; 646 bus-width = <4>; 647 cap-power-off-card; 648 pinctrl-names = "default"; 649 pinctrl-0 = <&mmc2_pins>; | 651}; 652 653&sham { 654 status = "okay"; 655}; 656 657&aes { 658 status = "okay"; --- 6 unchanged lines hidden (view full) --- 665&mmc2 { 666 status = "okay"; 667 vmmc-supply = <&wl12xx_vmmc>; 668 ti,non-removable; 669 bus-width = <4>; 670 cap-power-off-card; 671 pinctrl-names = "default"; 672 pinctrl-0 = <&mmc2_pins>; |
673 674 #address-cells = <1>; 675 #size-cells = <0>; 676 wlcore: wlcore@2 { 677 compatible = "ti,wl1271"; 678 reg = <2>; 679 interrupt-parent = <&gpio0>; 680 interrupts = <31 IRQ_TYPE_LEVEL_HIGH>; /* gpio 31 */ 681 ref-clock-frequency = <38400000>; 682 }; |
|
650}; 651 652&mcasp1 { | 683}; 684 685&mcasp1 { |
653 pinctrl-names = "default"; 654 pinctrl-0 = <&mcasp1_pins>; | 686 #sound-dai-cells = <0>; 687 pinctrl-names = "default", "sleep"; 688 pinctrl-0 = <&mcasp1_pins>; 689 pinctrl-1 = <&mcasp1_pins_sleep>; |
655 | 690 |
656 status = "okay"; | 691 status = "okay"; |
657 | 692 |
658 op-mode = <0>; /* MCASP_IIS_MODE */ 659 tdm-slots = <2>; 660 /* 4 serializers */ 661 serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */ 662 0 0 1 2 663 >; 664 tx-num-evt = <32>; 665 rx-num-evt = <32>; | 693 op-mode = <0>; /* MCASP_IIS_MODE */ 694 tdm-slots = <2>; 695 /* 4 serializers */ 696 serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */ 697 0 0 1 2 698 >; 699 tx-num-evt = <32>; 700 rx-num-evt = <32>; |
666}; 667 668&tscadc { 669 status = "okay"; 670 tsc { 671 ti,wires = <4>; 672 ti,x-plate-resistance = <200>; 673 ti,coordinate-readouts = <5>; 674 ti,wire-config = <0x00 0x11 0x22 0x33>; 675 }; 676}; 677 678&lcdc { 679 status = "okay"; 680}; | 701}; 702 703&tscadc { 704 status = "okay"; 705 tsc { 706 ti,wires = <4>; 707 ti,x-plate-resistance = <200>; 708 ti,coordinate-readouts = <5>; 709 ti,wire-config = <0x00 0x11 0x22 0x33>; 710 }; 711}; 712 713&lcdc { 714 status = "okay"; 715}; |