1/* 2 * Device probe and attach routines for the following 3 * Advanced Systems Inc. SCSI controllers: 4 * 5 * Connectivity Products: 6 * ABP902/3902 - Bus-Master PCI (16 CDB) 7 * ABP3905 - Bus-Master PCI (16 CDB) 8 * ABP915 - Bus-Master PCI (16 CDB) 9 * ABP920 - Bus-Master PCI (16 CDB) 10 * ABP3922 - Bus-Master PCI (16 CDB) 11 * ABP3925 - Bus-Master PCI (16 CDB) 12 * ABP930 - Bus-Master PCI (16 CDB) * 13 * ABP930U - Bus-Master PCI Ultra (16 CDB) 14 * ABP930UA - Bus-Master PCI Ultra (16 CDB) 15 * ABP960 - Bus-Master PCI MAC/PC (16 CDB) ** 16 * ABP960U - Bus-Master PCI MAC/PC (16 CDB) ** 17 * 18 * Single Channel Products: 19 * ABP940 - Bus-Master PCI (240 CDB) 20 * ABP940U - Bus-Master PCI Ultra (240 CDB) 21 * ABP940UA/3940UA - Bus-Master PCI Ultra (240 CDB) 22 * ABP3960UA - Bus-Master PCI MAC/PC (240 CDB) 23 * ABP970 - Bus-Master PCI MAC/PC (240 CDB) 24 * ABP970U - Bus-Master PCI MAC/PC Ultra (240 CDB) 25 * 26 * Dual Channel Products: 27 * ABP950 - Dual Channel Bus-Master PCI (240 CDB Per Channel) 28 * ABP980 - Four Channel Bus-Master PCI (240 CDB Per Channel) 29 * ABP980U - Four Channel Bus-Master PCI Ultra (240 CDB Per Channel) 30 * ABP980UA/3980UA - Four Channel Bus-Master PCI Ultra (16 CDB Per Chan.) 31 * 32 * Footnotes: 33 * * This board has been sold by SIIG as the Fast SCSI Pro PCI. 34 * ** This board has been sold by Iomega as a Jaz Jet PCI adapter. 35 * 36 * Copyright (c) 1997 Justin Gibbs. 37 * All rights reserved. 38 * 39 * Redistribution and use in source and binary forms, with or without 40 * modification, are permitted provided that the following conditions 41 * are met: 42 * 1. Redistributions of source code must retain the above copyright 43 * notice, this list of conditions, and the following disclaimer, 44 * without modification. 45 * 2. The name of the author may not be used to endorse or promote products 46 * derived from this software without specific prior written permission. 47 * 48 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 49 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 50 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 51 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE FOR 52 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 53 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 54 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 55 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 56 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 57 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 58 * SUCH DAMAGE. 59 *
|
60 * $FreeBSD: head/sys/dev/advansys/adv_pci.c 57679 2000-03-02 00:08:35Z gibbs $
|
60 * $FreeBSD: head/sys/dev/advansys/adv_pci.c 59082 2000-04-07 11:32:42Z nyan $ |
61 */ 62 63#include <sys/param.h> 64#include <sys/systm.h> 65#include <sys/kernel.h> 66 67#include <machine/bus_pio.h> 68#include <machine/bus.h>
|
69#include <machine/resource.h> 70#include <sys/bus.h> 71#include <sys/rman.h> |
72 73#include <pci/pcireg.h> 74#include <pci/pcivar.h> 75 76#include <dev/advansys/advansys.h> 77 78#define PCI_BASEADR0 PCI_MAP_REG_START /* I/O Address */ 79#define PCI_BASEADR1 PCI_MAP_REG_START + 4 /* Mem I/O Address */ 80 81#define PCI_DEVICE_ID_ADVANSYS_1200A 0x110010CD 82#define PCI_DEVICE_ID_ADVANSYS_1200B 0x120010CD 83#define PCI_DEVICE_ID_ADVANSYS_3000 0x130010CD 84#define PCI_DEVICE_REV_ADVANSYS_3150 0x02 85#define PCI_DEVICE_REV_ADVANSYS_3050 0x03 86 87#define ADV_PCI_MAX_DMA_ADDR (0xFFFFFFFFL) 88#define ADV_PCI_MAX_DMA_COUNT (0xFFFFFFFFL) 89
|
87static const char* advpciprobe(pcici_t tag, pcidi_t type);
88static void advpciattach(pcici_t config_id, int unit);
|
90static int adv_pci_probe(device_t); 91static int adv_pci_attach(device_t); |
92 93/* 94 * The overrun buffer shared amongst all PCI adapters. 95 */ 96static u_int8_t* overrun_buf; 97static bus_dma_tag_t overrun_dmat; 98static bus_dmamap_t overrun_dmamap; 99static bus_addr_t overrun_physbase; 100
|
98static struct pci_device adv_pci_driver = {
99 "adv",
100 advpciprobe,
101 advpciattach,
102 &adv_unit,
103 NULL
104};
105
106COMPAT_PCI_DRIVER (adv_pci, adv_pci_driver);
107
108static const char*
109advpciprobe(pcici_t tag, pcidi_t type)
|
101static int 102adv_pci_probe(device_t dev) |
103{
|
111 int rev;
|
104 int rev = pci_get_revid(dev); |
105
|
113 rev = pci_conf_read(tag, PCI_CLASS_REG) & PCI_REVISION_MASK;
114 switch (type) {
|
106 switch (pci_get_devid(dev)) { |
107 case PCI_DEVICE_ID_ADVANSYS_1200A:
|
116 return ("AdvanSys ASC1200A SCSI controller");
|
108 device_set_desc(dev, "AdvanSys ASC1200A SCSI controller"); 109 return 0; |
110 case PCI_DEVICE_ID_ADVANSYS_1200B:
|
118 return ("AdvanSys ASC1200B SCSI controller");
|
111 device_set_desc(dev, "AdvanSys ASC1200B SCSI controller"); 112 return 0; |
113 case PCI_DEVICE_ID_ADVANSYS_3000:
|
120 if (rev == PCI_DEVICE_REV_ADVANSYS_3150)
121 return ("AdvanSys ASC3150 SCSI controller");
122 else if (rev == PCI_DEVICE_REV_ADVANSYS_3050)
123 return ("AdvanSys ASC3030/50 SCSI controller");
124 else if (rev >= PCI_DEVICE_REV_ADVANSYS_3150)
125 return ("Unknown AdvanSys controller");
|
114 if (rev == PCI_DEVICE_REV_ADVANSYS_3150) { 115 device_set_desc(dev, 116 "AdvanSys ASC3150 SCSI controller"); 117 return 0; 118 } else if (rev == PCI_DEVICE_REV_ADVANSYS_3050) { 119 device_set_desc(dev, 120 "AdvanSys ASC3030/50 SCSI controller"); 121 return 0; 122 } else if (rev >= PCI_DEVICE_REV_ADVANSYS_3150) { 123 device_set_desc(dev, "Unknown AdvanSys controller"); 124 return 0; 125 } |
126 break; 127 default: 128 break; 129 }
|
130 return (NULL);
|
130 return ENXIO; |
131} 132
|
133static void
134advpciattach(pcici_t config_id, int unit)
|
133static int 134adv_pci_attach(device_t dev) |
135{
|
136 u_int16_t io_port;
|
136 struct adv_softc *adv; 137 u_int32_t id; 138 u_int32_t command; 139 int error;
|
141
|
140 int rid = 0; 141 void *ih; 142 struct resource *iores, *irqres; 143 |
144 /* 145 * Determine the chip version. 146 */
|
145 id = pci_cfgread(config_id, PCI_ID_REG, /*bytes*/4);
146 command = pci_cfgread(config_id, PCIR_COMMAND, /*bytes*/1);
|
147 id = pci_read_config(dev, PCI_ID_REG, /*bytes*/4); 148 command = pci_read_config(dev, PCIR_COMMAND, /*bytes*/1); |
149 150 /* 151 * These cards do not allow memory mapped accesses, so we must 152 * ensure that I/O accesses are available or we won't be able 153 * to talk to them. 154 */ 155 if ((command & (PCIM_CMD_PORTEN|PCIM_CMD_BUSMASTEREN)) 156 != (PCIM_CMD_PORTEN|PCIM_CMD_BUSMASTEREN)) { 157 command |= PCIM_CMD_PORTEN|PCIM_CMD_BUSMASTEREN;
|
156 pci_cfgwrite(config_id, PCIR_COMMAND, command, /*bytes*/1);
|
158 pci_write_config(dev, PCIR_COMMAND, command, /*bytes*/1); |
159 } 160 161 /* 162 * Early chips can't handle non-zero latency timer settings. 163 */ 164 if (id == PCI_DEVICE_ID_ADVANSYS_1200A 165 || id == PCI_DEVICE_ID_ADVANSYS_1200B) {
|
164 pci_cfgwrite(config_id, PCIR_LATTIMER, /*value*/0, /*bytes*/1);
|
166 pci_write_config(dev, PCIR_LATTIMER, /*value*/0, /*bytes*/1); |
167 } 168
|
169 iores = bus_alloc_resource(dev, SYS_RES_IOPORT, &rid, 0, ~0, 1, 170 RF_ACTIVE); 171 if (iores == NULL) 172 return ENXIO; |
173
|
168 if (pci_map_port(config_id, PCI_BASEADR0, &io_port) == 0)
169 return;
|
174 if (adv_find_signature(rman_get_bustag(iores), 175 rman_get_bushandle(iores)) == 0) 176 return ENXIO; |
177
|
171 if (adv_find_signature(I386_BUS_SPACE_IO, io_port) == 0)
172 return;
173
174 adv = adv_alloc(unit, I386_BUS_SPACE_IO, io_port);
|
178 adv = adv_alloc(dev, rman_get_bustag(iores), rman_get_bushandle(iores)); |
179 if (adv == NULL)
|
176 return;
|
180 return ENXIO; |
181 182 /* Allocate a dmatag for our transfer DMA maps */ 183 /* XXX Should be a child of the PCI bus dma tag */ 184 error = bus_dma_tag_create(/*parent*/NULL, /*alignment*/1, 185 /*boundary*/0, 186 /*lowaddr*/ADV_PCI_MAX_DMA_ADDR, 187 /*highaddr*/BUS_SPACE_MAXADDR, 188 /*filter*/NULL, /*filterarg*/NULL, 189 /*maxsize*/BUS_SPACE_MAXSIZE_32BIT, 190 /*nsegments*/BUS_SPACE_UNRESTRICTED, 191 /*maxsegsz*/ADV_PCI_MAX_DMA_COUNT, 192 /*flags*/0, 193 &adv->parent_dmat); 194 195 if (error != 0) { 196 printf("%s: Could not allocate DMA tag - error %d\n", 197 adv_name(adv), error); 198 adv_free(adv);
|
195 return;
|
199 return ENXIO; |
200 } 201 202 adv->init_level++; 203 204 if (overrun_buf == NULL) { 205 /* Need to allocate our overrun buffer */ 206 if (bus_dma_tag_create(adv->parent_dmat, 207 /*alignment*/8, /*boundary*/0, 208 ADV_PCI_MAX_DMA_ADDR, BUS_SPACE_MAXADDR, 209 /*filter*/NULL, /*filterarg*/NULL, 210 ADV_OVERRUN_BSIZE, /*nsegments*/1, 211 BUS_SPACE_MAXSIZE_32BIT, /*flags*/0, 212 &overrun_dmat) != 0) { 213 bus_dma_tag_destroy(adv->parent_dmat); 214 adv_free(adv);
|
211 return;
|
215 return ENXIO; |
216 } 217 if (bus_dmamem_alloc(overrun_dmat, 218 (void **)&overrun_buf, 219 BUS_DMA_NOWAIT, 220 &overrun_dmamap) != 0) { 221 bus_dma_tag_destroy(overrun_dmat); 222 bus_dma_tag_destroy(adv->parent_dmat); 223 adv_free(adv);
|
220 return;
|
224 return ENXIO; |
225 } 226 /* And permanently map it in */ 227 bus_dmamap_load(overrun_dmat, overrun_dmamap, 228 overrun_buf, ADV_OVERRUN_BSIZE, 229 adv_map, &overrun_physbase, 230 /*flags*/0); 231 } 232 233 adv->overrun_physbase = overrun_physbase; 234 235 /* 236 * Stop the chip. 237 */ 238 ADV_OUTB(adv, ADV_CHIP_CTRL, ADV_CC_HALT); 239 ADV_OUTW(adv, ADV_CHIP_STATUS, 0); 240 241 adv->chip_version = ADV_INB(adv, ADV_NONEISA_CHIP_REVISION); 242 adv->type = ADV_PCI; 243 244 /* 245 * Setup active negation and signal filtering. 246 */ 247 { 248 u_int8_t extra_cfg; 249 250 if (adv->chip_version >= ADV_CHIP_VER_PCI_ULTRA_3150) 251 adv->type |= ADV_ULTRA; 252 if (adv->chip_version == ADV_CHIP_VER_PCI_ULTRA_3050) 253 extra_cfg = ADV_IFC_ACT_NEG | ADV_IFC_WR_EN_FILTER; 254 else 255 extra_cfg = ADV_IFC_ACT_NEG | ADV_IFC_SLEW_RATE; 256 ADV_OUTB(adv, ADV_REG_IFC, extra_cfg); 257 } 258 259 if (adv_init(adv) != 0) { 260 adv_free(adv);
|
257 return;
|
261 return ENXIO; |
262 } 263 264 adv->max_dma_count = ADV_PCI_MAX_DMA_COUNT; 265 adv->max_dma_addr = ADV_PCI_MAX_DMA_ADDR; 266 267#if CC_DISABLE_PCI_PARITY_INT 268 { 269 u_int16_t config_msw; 270 271 config_msw = ADV_INW(adv, ADV_CONFIG_MSW); 272 config_msw &= 0xFFC0; 273 ADV_OUTW(adv, ADV_CONFIG_MSW, config_msw); 274 } 275#endif 276 277 if (id == PCI_DEVICE_ID_ADVANSYS_1200A 278 || id == PCI_DEVICE_ID_ADVANSYS_1200B) { 279 adv->bug_fix_control |= ADV_BUG_FIX_IF_NOT_DWB; 280 adv->bug_fix_control |= ADV_BUG_FIX_ASYN_USE_SYN; 281 adv->fix_asyn_xfer = ~0; 282 } 283
|
280 if ((pci_map_int(config_id, adv_intr, (void *)adv, &cam_imask)) == 0) {
|
284 irqres = bus_alloc_resource(dev, SYS_RES_IRQ, &rid, 0, ~0, 1, 285 RF_SHAREABLE | RF_ACTIVE); 286 if (irqres == NULL || 287 bus_setup_intr(dev, irqres, INTR_TYPE_CAM, adv_intr, adv, &ih)) { |
288 adv_free(adv);
|
282 return;
|
289 return ENXIO; |
290 }
|
284
|
291 |
292 adv_attach(adv);
|
293 return 0; |
294}
|
295 296static device_method_t adv_pci_methods[] = { 297 /* Device interface */ 298 DEVMETHOD(device_probe, adv_pci_probe), 299 DEVMETHOD(device_attach, adv_pci_attach), 300 { 0, 0 } 301}; 302 303static driver_t adv_pci_driver = { 304 "adv", adv_pci_methods, sizeof(struct adv_softc) 305}; 306 307static devclass_t adv_pci_devclass; 308DRIVER_MODULE(adv, pci, adv_pci_driver, adv_pci_devclass, 0, 0); |
|