1/*
2 * Copyright (c) 2013 Qualcomm Atheros, Inc.
3 *
4 * Permission to use, copy, modify, and/or distribute this software for any
5 * purpose with or without fee is hereby granted, provided that the above
6 * copyright notice and this permission notice appear in all copies.
7 *
8 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH

--- 1683 unchanged lines hidden (view full) ---

1692 * This is a very common occurence as a compromise between
1693 * BB Panic and AH_FALSE detects (EV71009). It indicates
1694 * radar hang, which can be cleared by reprogramming
1695 * radar related register and does not requre a chip reset
1696 */
1697
1698 /* Suppress BB Status mesg following signature */
1699 switch (bb_panic->status) {
1700 case 0x04000539:
1701 case 0x04008009:
1702 case 0x04000b09:
1703 case 0x1300000a:
1704 return -1;
1705 }
1706
1707 bb_panic->tsf = ar9300_get_tsf32(ah);
1708 bb_panic->wd = MS(bb_panic->status, AR_PHY_BB_WD_STATUS);
1709 bb_panic->det = MS(bb_panic->status, AR_PHY_BB_WD_DET_HANG);
1710 bb_panic->rdar = MS(bb_panic->status, AR_PHY_BB_WD_RADAR_SM);
1711 bb_panic->r_odfm = MS(bb_panic->status, AR_PHY_BB_WD_RX_OFDM_SM);

--- 2001 unchanged lines hidden (view full) ---

3713void
3714ar9300_tx99_start(struct ath_hal *ah, u_int8_t *data)
3715{
3716 u_int32_t val;
3717 u_int32_t qnum = (u_int32_t)data;
3718
3719 /* Disable AGC to A2 */
3720 OS_REG_WRITE(ah, AR_PHY_TEST, (OS_REG_READ(ah, AR_PHY_TEST) | PHY_AGC_CLR));
3721 OS_REG_WRITE(ah, 0x9864, OS_REG_READ(ah, 0x9864) | 0x7f000);
3722 OS_REG_WRITE(ah, 0x9924, OS_REG_READ(ah, 0x9924) | 0x7f00fe);
3723 OS_REG_WRITE(ah, AR_DIAG_SW, OS_REG_READ(ah, AR_DIAG_SW) &~ AR_DIAG_RX_DIS);
3724
3725 OS_REG_WRITE(ah, AR_CR, AR_CR_RXD); /* set receive disable */
3726 /* set CW_MIN and CW_MAX both to 0, AIFS=2 */
3727 OS_REG_WRITE(ah, AR_DLCL_IFS(qnum), 0);
3728 OS_REG_WRITE(ah, AR_D_GBL_IFS_SIFS, 20); /* 50 OK */
3729 OS_REG_WRITE(ah, AR_D_GBL_IFS_EIFS, 20);
3730 /* 200 ok for HT20, 400 ok for HT40 */

--- 27 unchanged lines hidden (view full) ---

3758 return AH_FALSE;
3759}
3760
3761HAL_BOOL
3762ar9300SetDfs3StreamFix(struct ath_hal *ah, u_int32_t val)
3763{
3764 return AH_FALSE;
3765}