33c33
< __FBSDID("$FreeBSD: head/sys/arm/mv/orion/db88f5xxx.c 185089 2008-11-19 11:30:44Z raj $");
---
> __FBSDID("$FreeBSD: head/sys/arm/mv/orion/db88f5xxx.c 186909 2009-01-08 18:31:43Z raj $");
42a43
> #include <machine/bus.h>
149c150
< mv_gpio_configure(IRQ2GPIO(irq), MV_GPIO_POLARITY |
---
> mv_gpio_configure(IRQ2GPIO(irq), MV_GPIO_POLAR_LOW |
154a156,187
> /*
> * mv_gpio_config row structure:
> * <GPIO number>, <GPIO flags>, <GPIO mode>
> *
> * - GPIO pin number (less than zero marks end of table)
> * - GPIO flags:
> * MV_GPIO_BLINK
> * MV_GPIO_POLAR_LOW
> * MV_GPIO_EDGE
> * MV_GPIO_LEVEL
> * - GPIO mode:
> * 1 - Output, set to HIGH.
> * 0 - Output, set to LOW.
> * -1 - Input.
> */
>
> /* GPIO Configuration for DB-88F5281 */
> const struct gpio_config mv_gpio_config[] = {
> { 12, MV_GPIO_POLAR_LOW | MV_GPIO_LEVEL, -1 },
> { 13, MV_GPIO_POLAR_LOW | MV_GPIO_LEVEL, -1 },
> { -1, -1, -1 }
> };
>
> #if 0
> /* GPIO Configuration for DB-88F5182 */
> const struct gpio_config mv_gpio_config[] = {
> { 0, MV_GPIO_POLAR_LOW | MV_GPIO_LEVEL, -1 },
> { 1, MV_GPIO_POLAR_LOW | MV_GPIO_LEVEL, -1 },
> { -1, -1, -1 }
> };
> #endif
>
164a198,254
> void
> platform_mpp_init(void)
> {
>
> /*
> * MPP configuration for DB-88F5281
> *
> * MPP[2]: PCI_REQn[3]
> * MPP[3]: PCI_GNTn[3]
> * MPP[4]: PCI_REQn[4]
> * MPP[5]: PCI_GNTn[4]
> * MPP[6]: <UNKNOWN>
> * MPP[7]: <UNKNOWN>
> * MPP[8]: <UNKNOWN>
> * MPP[9]: <UNKNOWN>
> * MPP[14]: NAND Flash REn[2]
> * MPP[15]: NAND Flash WEn[2]
> * MPP[16]: UA1_RXD
> * MPP[17]: UA1_TXD
> * MPP[18]: UA1_CTS
> * MPP[19]: UA1_RTS
> *
> * Others: GPIO
> *
> * <UNKNOWN> entries are not documented, not on the schematics etc.
> */
> bus_space_write_4(obio_tag, MV_MPP_BASE, MPP_CONTROL0, 0x33222203);
> bus_space_write_4(obio_tag, MV_MPP_BASE, MPP_CONTROL1, 0x44000033);
> bus_space_write_4(obio_tag, MV_MPP_BASE, MPP_CONTROL2, 0x00000000);
>
> #if 0
> /*
> * MPP configuration for DB-88F5182
> *
> * MPP[2]: PCI_REQn[3]
> * MPP[3]: PCI_GNTn[3]
> * MPP[4]: PCI_REQn[4]
> * MPP[5]: PCI_GNTn[4]
> * MPP[6]: SATA0_ACT
> * MPP[7]: SATA1_ACT
> * MPP[12]: SATA0_PRESENT
> * MPP[13]: SATA1_PRESENT
> * MPP[14]: NAND_FLASH_REn[2]
> * MPP[15]: NAND_FLASH_WEn[2]
> * MPP[16]: UA1_RXD
> * MPP[17]: UA1_TXD
> * MPP[18]: UA1_CTS
> * MPP[19]: UA1_RTS
> *
> * Others: GPIO
> */
> bus_space_write_4(obio_tag, MV_MPP_BASE, MPP_CONTROL0, 0x55222203);
> bus_space_write_4(obio_tag, MV_MPP_BASE, MPP_CONTROL1, 0x44550000);
> bus_space_write_4(obio_tag, MV_MPP_BASE, MPP_CONTROL2, 0x00000000);
> #endif
> }
>
177,180d266
<
< /*
< * TODO routine setting GPIO/MPP pins
< */