| mvreg.h (294439) | mvreg.h (294441) |
|---|---|
| 1/*- 2 * Copyright (C) 2007-2011 MARVELL INTERNATIONAL LTD. 3 * All rights reserved. 4 * 5 * Developed by Semihalf. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions --- 14 unchanged lines hidden (view full) --- 23 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 24 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 25 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 26 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 27 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 28 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 29 * SUCH DAMAGE. 30 * | 1/*- 2 * Copyright (C) 2007-2011 MARVELL INTERNATIONAL LTD. 3 * All rights reserved. 4 * 5 * Developed by Semihalf. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions --- 14 unchanged lines hidden (view full) --- 23 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 24 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 25 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 26 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 27 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 28 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 29 * SUCH DAMAGE. 30 * |
| 31 * $FreeBSD: head/sys/arm/mv/mvreg.h 294439 2016-01-20 14:45:54Z zbb $ | 31 * $FreeBSD: head/sys/arm/mv/mvreg.h 294441 2016-01-20 14:49:16Z zbb $ |
| 32 */ 33 34#ifndef _MVREG_H_ 35#define _MVREG_H_ 36 37#include <arm/mv/mvwin.h> 38 39#if defined(SOC_MV_DISCOVERY) --- 423 unchanged lines hidden (view full) --- 463 * SCU 464 */ 465#if defined(SOC_MV_ARMADA38X) 466#define MV_SCU_BASE (MV_BASE + 0xc000) 467#define MV_SCU_REGS_LEN 0x100 468#define MV_SCU_REG_CTRL 0x00 469#define MV_SCU_REG_CONFIG 0x04 470#define MV_SCU_ENABLE 1 | 32 */ 33 34#ifndef _MVREG_H_ 35#define _MVREG_H_ 36 37#include <arm/mv/mvwin.h> 38 39#if defined(SOC_MV_DISCOVERY) --- 423 unchanged lines hidden (view full) --- 463 * SCU 464 */ 465#if defined(SOC_MV_ARMADA38X) 466#define MV_SCU_BASE (MV_BASE + 0xc000) 467#define MV_SCU_REGS_LEN 0x100 468#define MV_SCU_REG_CTRL 0x00 469#define MV_SCU_REG_CONFIG 0x04 470#define MV_SCU_ENABLE 1 |
| 471#define SCU_CFG_REG_NCPU_MASK 0x3 |
|
| 471#endif 472 473/* 474 * PMSU 475 */ 476#if defined(SOC_MV_ARMADA38X) 477#define MV_PMSU_BASE (MV_BASE + 0x22000) 478#define MV_PMSU_REGS_LEN 0x1000 --- 14 unchanged lines hidden --- | 472#endif 473 474/* 475 * PMSU 476 */ 477#if defined(SOC_MV_ARMADA38X) 478#define MV_PMSU_BASE (MV_BASE + 0x22000) 479#define MV_PMSU_REGS_LEN 0x1000 --- 14 unchanged lines hidden --- |