1//===- Thumb2InstrInfo.h - Thumb-2 Instruction Information ------*- C++ -*-===//
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
--- 17 unchanged lines hidden (view full) ---
26 Thumb2RegisterInfo RI;
27public:
28 explicit Thumb2InstrInfo(const ARMSubtarget &STI);
29
30 // Return the non-pre/post incrementing version of 'Opc'. Return 0
31 // if there is not such an opcode.
32 unsigned getUnindexedOpcode(unsigned Opc) const;
33
34 bool copyRegToReg(MachineBasicBlock &MBB,
35 MachineBasicBlock::iterator I,
36 unsigned DestReg, unsigned SrcReg,
37 const TargetRegisterClass *DestRC,
38 const TargetRegisterClass *SrcRC) const;
39
40 void storeRegToStackSlot(MachineBasicBlock &MBB,
41 MachineBasicBlock::iterator MBBI,
--- 17 unchanged lines hidden ---
2//
3// The LLVM Compiler Infrastructure
4//
5// This file is distributed under the University of Illinois Open Source
6// License. See LICENSE.TXT for details.
7//
8//===----------------------------------------------------------------------===//
--- 17 unchanged lines hidden (view full) ---
26 Thumb2RegisterInfo RI;
27public:
28 explicit Thumb2InstrInfo(const ARMSubtarget &STI);
29
30 // Return the non-pre/post incrementing version of 'Opc'. Return 0
31 // if there is not such an opcode.
32 unsigned getUnindexedOpcode(unsigned Opc) const;
33
34 bool copyRegToReg(MachineBasicBlock &MBB,
35 MachineBasicBlock::iterator I,
36 unsigned DestReg, unsigned SrcReg,
37 const TargetRegisterClass *DestRC,
38 const TargetRegisterClass *SrcRC) const;
39
40 void storeRegToStackSlot(MachineBasicBlock &MBB,
41 MachineBasicBlock::iterator MBBI,
--- 17 unchanged lines hidden ---