Deleted Added
sdiff udiff text old ( 155093 ) new ( 158663 )
full compact
lancereg.h (155093) lancereg.h (158663)
1/* $NetBSD: lancereg.h,v 1.12 2005/12/11 12:21:27 christos Exp $ */
2
3/*-
4 * Copyright (c) 1998, 2000 The NetBSD Foundation, Inc.
5 * All rights reserved.
6 *
7 * This code is derived from software contributed to The NetBSD Foundation
8 * by Charles M. Hannum and Jason R. Thorpe.
9 *
10 * Redistribution and use in source and binary forms, with or without
11 * modification, are permitted provided that the following conditions
12 * are met:
13 * 1. Redistributions of source code must retain the above copyright
14 * notice, this list of conditions and the following disclaimer.
15 * 2. Redistributions in binary form must reproduce the above copyright
16 * notice, this list of conditions and the following disclaimer in the
17 * documentation and/or other materials provided with the distribution.
18 * 3. All advertising materials mentioning features or use of this software
19 * must display the following acknowledgement:
20 * This product includes software developed by the NetBSD
21 * Foundation, Inc. and its contributors.
22 * 4. Neither the name of The NetBSD Foundation nor the names of its
23 * contributors may be used to endorse or promote products derived
24 * from this software without specific prior written permission.
25 *
26 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
27 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
28 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
29 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
30 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
31 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
32 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
33 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
34 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
35 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
36 * POSSIBILITY OF SUCH DAMAGE.
37 */
38
39/*-
40 * Copyright (c) 1992, 1993
41 * The Regents of the University of California. All rights reserved.
42 *
43 * This code is derived from software contributed to Berkeley by
44 * Ralph Campbell and Rick Macklem.
45 *
46 * Redistribution and use in source and binary forms, with or without
47 * modification, are permitted provided that the following conditions
48 * are met:
49 * 1. Redistributions of source code must retain the above copyright
50 * notice, this list of conditions and the following disclaimer.
51 * 2. Redistributions in binary form must reproduce the above copyright
52 * notice, this list of conditions and the following disclaimer in the
53 * documentation and/or other materials provided with the distribution.
54 * 3. Neither the name of the University nor the names of its contributors
55 * may be used to endorse or promote products derived from this software
56 * without specific prior written permission.
57 *
58 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
59 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
60 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
61 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
62 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
63 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
64 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
65 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
66 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
67 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
68 * SUCH DAMAGE.
69 *
70 * @(#)if_lereg.h 8.1 (Berkeley) 6/10/93
71 */
72
73/*
74 * Register description for the following Advanced Micro Devices
75 * Ethernet chips:
76 *
77 * - Am7990 Local Area Network Controller for Ethernet (LANCE)
78 * (and its descendent Am79c90 C-LANCE).
79 *
80 * - Am79c900 Integrated Local Area Communications Controller (ILACC)
81 *
82 * - Am79c960 PCnet-ISA Single-Chip Ethernet Controller for ISA
83 *
84 * - Am79c961 PCnet-ISA+ Jumperless Single-Chip Ethernet Controller
85 * for ISA
86 *
87 * - Am79c961A PCnet-ISA II Jumperless Full-Duplex Single-Chip
88 * Ethernet Controller for ISA
89 *
90 * - Am79c965A PCnet-32 Single-Chip 32-bit Ethernet Controller
91 * (for VESA and 486 local busses)
92 *
93 * - Am79c970 PCnet-PCI Single-Chip Ethernet Controller for PCI
94 * Local Bus
95 *
96 * - Am79c970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller
97 * for PCI Local Bus
98 *
99 * - Am79c971 PCnet-FAST Single-Chip Full-Duplex 10/100Mbps
100 * Ethernet Controller for PCI Local Bus
101 *
102 * - Am79c972 PCnet-FAST+ Enhanced 10/100Mbps PCI Ethernet Controller
103 * with OnNow Support
104 *
105 * - Am79c973/Am79c975 PCnet-FAST III Single-Chip 10/100Mbps PCI
106 * Ethernet Controller with Integrated PHY
107 *
108 * - Am79c978 PCnet-Home Single-Chip 1/10 Mbps PCI Home
109 * Networking Controller.
110 *
111 * Initialization block, transmit descriptor, and receive descriptor
112 * formats are described in two separate files:
113 *
114 * 16-bit software model (LANCE) am7990reg.h
115 *
116 * 32-bit software model (ILACC) am79900reg.h
117 *
118 * Note that the vast majority of the registers described in this file
119 * belong to follow-on chips to the original LANCE. Only CSR0-CSR3 are
120 * valid on the LANCE.
121 */
122
1/* $NetBSD: lancereg.h,v 1.12 2005/12/11 12:21:27 christos Exp $ */
2
3/*-
4 * Copyright (c) 1998, 2000 The NetBSD Foundation, Inc.
5 * All rights reserved.
6 *
7 * This code is derived from software contributed to The NetBSD Foundation
8 * by Charles M. Hannum and Jason R. Thorpe.
9 *
10 * Redistribution and use in source and binary forms, with or without
11 * modification, are permitted provided that the following conditions
12 * are met:
13 * 1. Redistributions of source code must retain the above copyright
14 * notice, this list of conditions and the following disclaimer.
15 * 2. Redistributions in binary form must reproduce the above copyright
16 * notice, this list of conditions and the following disclaimer in the
17 * documentation and/or other materials provided with the distribution.
18 * 3. All advertising materials mentioning features or use of this software
19 * must display the following acknowledgement:
20 * This product includes software developed by the NetBSD
21 * Foundation, Inc. and its contributors.
22 * 4. Neither the name of The NetBSD Foundation nor the names of its
23 * contributors may be used to endorse or promote products derived
24 * from this software without specific prior written permission.
25 *
26 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
27 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
28 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
29 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
30 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
31 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
32 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
33 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
34 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
35 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
36 * POSSIBILITY OF SUCH DAMAGE.
37 */
38
39/*-
40 * Copyright (c) 1992, 1993
41 * The Regents of the University of California. All rights reserved.
42 *
43 * This code is derived from software contributed to Berkeley by
44 * Ralph Campbell and Rick Macklem.
45 *
46 * Redistribution and use in source and binary forms, with or without
47 * modification, are permitted provided that the following conditions
48 * are met:
49 * 1. Redistributions of source code must retain the above copyright
50 * notice, this list of conditions and the following disclaimer.
51 * 2. Redistributions in binary form must reproduce the above copyright
52 * notice, this list of conditions and the following disclaimer in the
53 * documentation and/or other materials provided with the distribution.
54 * 3. Neither the name of the University nor the names of its contributors
55 * may be used to endorse or promote products derived from this software
56 * without specific prior written permission.
57 *
58 * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND
59 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
60 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
61 * ARE DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE
62 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
63 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
64 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
65 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
66 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
67 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
68 * SUCH DAMAGE.
69 *
70 * @(#)if_lereg.h 8.1 (Berkeley) 6/10/93
71 */
72
73/*
74 * Register description for the following Advanced Micro Devices
75 * Ethernet chips:
76 *
77 * - Am7990 Local Area Network Controller for Ethernet (LANCE)
78 * (and its descendent Am79c90 C-LANCE).
79 *
80 * - Am79c900 Integrated Local Area Communications Controller (ILACC)
81 *
82 * - Am79c960 PCnet-ISA Single-Chip Ethernet Controller for ISA
83 *
84 * - Am79c961 PCnet-ISA+ Jumperless Single-Chip Ethernet Controller
85 * for ISA
86 *
87 * - Am79c961A PCnet-ISA II Jumperless Full-Duplex Single-Chip
88 * Ethernet Controller for ISA
89 *
90 * - Am79c965A PCnet-32 Single-Chip 32-bit Ethernet Controller
91 * (for VESA and 486 local busses)
92 *
93 * - Am79c970 PCnet-PCI Single-Chip Ethernet Controller for PCI
94 * Local Bus
95 *
96 * - Am79c970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller
97 * for PCI Local Bus
98 *
99 * - Am79c971 PCnet-FAST Single-Chip Full-Duplex 10/100Mbps
100 * Ethernet Controller for PCI Local Bus
101 *
102 * - Am79c972 PCnet-FAST+ Enhanced 10/100Mbps PCI Ethernet Controller
103 * with OnNow Support
104 *
105 * - Am79c973/Am79c975 PCnet-FAST III Single-Chip 10/100Mbps PCI
106 * Ethernet Controller with Integrated PHY
107 *
108 * - Am79c978 PCnet-Home Single-Chip 1/10 Mbps PCI Home
109 * Networking Controller.
110 *
111 * Initialization block, transmit descriptor, and receive descriptor
112 * formats are described in two separate files:
113 *
114 * 16-bit software model (LANCE) am7990reg.h
115 *
116 * 32-bit software model (ILACC) am79900reg.h
117 *
118 * Note that the vast majority of the registers described in this file
119 * belong to follow-on chips to the original LANCE. Only CSR0-CSR3 are
120 * valid on the LANCE.
121 */
122
123/* $FreeBSD: head/sys/dev/le/lancereg.h 155093 2006-01-31 14:48:58Z marius $ */
123/* $FreeBSD: head/sys/dev/le/lancereg.h 158663 2006-05-16 21:04:01Z marius $ */
124
125#ifndef _DEV_LE_LANCEREG_H_
126#define _DEV_LE_LANCEREG_H_
127
128#define LEBLEN (ETHER_MAX_LEN + ETHER_VLAN_ENCAP_LEN)
129/* LEMINSIZE should be ETHER_MIN_LEN when LE_MODE_DTCR is set. */
130#define LEMINSIZE (ETHER_MIN_LEN - ETHER_CRC_LEN)
131
132#define LE_INITADDR(sc) (sc->sc_initaddr)
133#define LE_RMDADDR(sc, bix) (sc->sc_rmdaddr + sizeof(struct lermd) * (bix))
134#define LE_TMDADDR(sc, bix) (sc->sc_tmdaddr + sizeof(struct letmd) * (bix))
135#define LE_RBUFADDR(sc, bix) (sc->sc_rbufaddr + LEBLEN * (bix))
136#define LE_TBUFADDR(sc, bix) (sc->sc_tbufaddr + LEBLEN * (bix))
137
138/*
139 * The byte count fields in descriptors are in two's complement.
140 * This macro does the conversion for us on unsigned numbers.
141 */
142#define LE_BCNT(x) (~(x) + 1)
143
144/*
145 * Control and Status Register addresses
146 */
147#define LE_CSR0 0x0000 /* Control and status register */
148#define LE_CSR1 0x0001 /* low address of init block */
149#define LE_CSR2 0x0002 /* high address of init block */
150#define LE_CSR3 0x0003 /* Bus master and control */
151#define LE_CSR4 0x0004 /* Test and features control */
152#define LE_CSR5 0x0005 /* Extended control and Interrupt 1 */
153#define LE_CSR6 0x0006 /* Rx/Tx Descriptor table length */
154#define LE_CSR7 0x0007 /* Extended control and interrupt 2 */
155#define LE_CSR8 0x0008 /* Logical Address Filter 0 */
156#define LE_CSR9 0x0009 /* Logical Address Filter 1 */
157#define LE_CSR10 0x000a /* Logical Address Filter 2 */
158#define LE_CSR11 0x000b /* Logical Address Filter 3 */
159#define LE_CSR12 0x000c /* Physical Address 0 */
160#define LE_CSR13 0x000d /* Physical Address 1 */
161#define LE_CSR14 0x000e /* Physical Address 2 */
162#define LE_CSR15 0x000f /* Mode */
163#define LE_CSR16 0x0010 /* Initialization Block addr lower */
164#define LE_CSR17 0x0011 /* Initialization Block addr upper */
165#define LE_CSR18 0x0012 /* Current Rx Buffer addr lower */
166#define LE_CSR19 0x0013 /* Current Rx Buffer addr upper */
167#define LE_CSR20 0x0014 /* Current Tx Buffer addr lower */
168#define LE_CSR21 0x0015 /* Current Tx Buffer addr upper */
169#define LE_CSR22 0x0016 /* Next Rx Buffer addr lower */
170#define LE_CSR23 0x0017 /* Next Rx Buffer addr upper */
171#define LE_CSR24 0x0018 /* Base addr of Rx ring lower */
172#define LE_CSR25 0x0019 /* Base addr of Rx ring upper */
173#define LE_CSR26 0x001a /* Next Rx Desc addr lower */
174#define LE_CSR27 0x001b /* Next Rx Desc addr upper */
175#define LE_CSR28 0x001c /* Current Rx Desc addr lower */
176#define LE_CSR29 0x001d /* Current Rx Desc addr upper */
177#define LE_CSR30 0x001e /* Base addr of Tx ring lower */
178#define LE_CSR31 0x001f /* Base addr of Tx ring upper */
179#define LE_CSR32 0x0020 /* Next Tx Desc addr lower */
180#define LE_CSR33 0x0021 /* Next Tx Desc addr upper */
181#define LE_CSR34 0x0022 /* Current Tx Desc addr lower */
182#define LE_CSR35 0x0023 /* Current Tx Desc addr upper */
183#define LE_CSR36 0x0024 /* Next Next Rx Desc addr lower */
184#define LE_CSR37 0x0025 /* Next Next Rx Desc addr upper */
185#define LE_CSR38 0x0026 /* Next Next Tx Desc addr lower */
186#define LE_CSR39 0x0027 /* Next Next Tx Desc adddr upper */
187#define LE_CSR40 0x0028 /* Current Rx Byte Count */
188#define LE_CSR41 0x0029 /* Current Rx Status */
189#define LE_CSR42 0x002a /* Current Tx Byte Count */
190#define LE_CSR43 0x002b /* Current Tx Status */
191#define LE_CSR44 0x002c /* Next Rx Byte Count */
192#define LE_CSR45 0x002d /* Next Rx Status */
193#define LE_CSR46 0x002e /* Tx Poll Time Counter */
194#define LE_CSR47 0x002f /* Tx Polling Interval */
195#define LE_CSR48 0x0030 /* Rx Poll Time Counter */
196#define LE_CSR49 0x0031 /* Rx Polling Interval */
197#define LE_CSR58 0x003a /* Software Style */
198#define LE_CSR60 0x003c /* Previous Tx Desc addr lower */
199#define LE_CSR61 0x003d /* Previous Tx Desc addr upper */
200#define LE_CSR62 0x003e /* Previous Tx Byte Count */
201#define LE_CSR63 0x003f /* Previous Tx Status */
202#define LE_CSR64 0x0040 /* Next Tx Buffer addr lower */
203#define LE_CSR65 0x0041 /* Next Tx Buffer addr upper */
204#define LE_CSR66 0x0042 /* Next Tx Byte Count */
205#define LE_CSR67 0x0043 /* Next Tx Status */
206#define LE_CSR72 0x0048 /* Receive Ring Counter */
207#define LE_CSR74 0x004a /* Transmit Ring Counter */
208#define LE_CSR76 0x004c /* Receive Ring Length */
209#define LE_CSR78 0x004e /* Transmit Ring Length */
210#define LE_CSR80 0x0050 /* DMA Transfer Counter and FIFO
211 Threshold Control */
212#define LE_CSR82 0x0052 /* Tx Desc addr Pointer lower */
213#define LE_CSR84 0x0054 /* DMA addr register lower */
214#define LE_CSR85 0x0055 /* DMA addr register upper */
215#define LE_CSR86 0x0056 /* Buffer Byte Counter */
216#define LE_CSR88 0x0058 /* Chip ID Register lower */
217#define LE_CSR89 0x0059 /* Chip ID Register upper */
218#define LE_CSR92 0x005c /* Ring Length Conversion */
219#define LE_CSR100 0x0064 /* Bus Timeout */
220#define LE_CSR112 0x0070 /* Missed Frame Count */
221#define LE_CSR114 0x0072 /* Receive Collision Count */
222#define LE_CSR116 0x0074 /* OnNow Power Mode Register */
223#define LE_CSR122 0x007a /* Advanced Feature Control */
224#define LE_CSR124 0x007c /* Test Register 1 */
225#define LE_CSR125 0x007d /* MAC Enhanced Configuration Control */
226
227/*
228 * Bus Configuration Register addresses
229 */
230#define LE_BCR0 0x0000 /* Master Mode Read Active */
231#define LE_BCR1 0x0001 /* Master Mode Write Active */
232#define LE_BCR2 0x0002 /* Misc. Configuration */
233#define LE_BCR4 0x0004 /* LED0 Status */
234#define LE_BCR5 0x0005 /* LED1 Status */
235#define LE_BCR6 0x0006 /* LED2 Status */
236#define LE_BCR7 0x0007 /* LED3 Status */
237#define LE_BCR9 0x0009 /* Full-duplex Control */
238#define LE_BCR16 0x0010 /* I/O Base Address lower */
239#define LE_BCR17 0x0011 /* I/O Base Address upper */
240#define LE_BCR18 0x0012 /* Burst and Bus Control Register */
241#define LE_BCR19 0x0013 /* EEPROM Control and Status */
242#define LE_BCR20 0x0014 /* Software Style */
243#define LE_BCR22 0x0016 /* PCI Latency Register */
244#define LE_BCR23 0x0017 /* PCI Subsystem Vendor ID */
245#define LE_BCR24 0x0018 /* PCI Subsystem ID */
246#define LE_BCR25 0x0019 /* SRAM Size Register */
247#define LE_BCR26 0x001a /* SRAM Boundary Register */
248#define LE_BCR27 0x001b /* SRAM Interface Control Register */
249#define LE_BCR28 0x001c /* Exp. Bus Port Addr lower */
250#define LE_BCR29 0x001d /* Exp. Bus Port Addr upper */
251#define LE_BCR30 0x001e /* Exp. Bus Data Port */
252#define LE_BCR31 0x001f /* Software Timer Register */
253#define LE_BCR32 0x0020 /* PHY Control and Status Register */
254#define LE_BCR33 0x0021 /* PHY Address Register */
255#define LE_BCR34 0x0022 /* PHY Management Data Register */
256#define LE_BCR35 0x0023 /* PCI Vendor ID Register */
257#define LE_BCR36 0x0024 /* PCI Power Management Cap. Alias */
258#define LE_BCR37 0x0025 /* PCI DATA0 Alias */
259#define LE_BCR38 0x0026 /* PCI DATA1 Alias */
260#define LE_BCR39 0x0027 /* PCI DATA2 Alias */
261#define LE_BCR40 0x0028 /* PCI DATA3 Alias */
262#define LE_BCR41 0x0029 /* PCI DATA4 Alias */
263#define LE_BCR42 0x002a /* PCI DATA5 Alias */
264#define LE_BCR43 0x002b /* PCI DATA6 Alias */
265#define LE_BCR44 0x002c /* PCI DATA7 Alias */
266#define LE_BCR45 0x002d /* OnNow Pattern Matching 1 */
267#define LE_BCR46 0x002e /* OnNow Pattern Matching 2 */
268#define LE_BCR47 0x002f /* OnNow Pattern Matching 3 */
269#define LE_BCR48 0x0030 /* LED4 Status */
270#define LE_BCR49 0x0031 /* PHY Select */
271
272/* Control and status register 0 (csr0) */
273#define LE_C0_ERR 0x8000 /* error summary */
274#define LE_C0_BABL 0x4000 /* transmitter timeout error */
275#define LE_C0_CERR 0x2000 /* collision */
276#define LE_C0_MISS 0x1000 /* missed a packet */
277#define LE_C0_MERR 0x0800 /* memory error */
278#define LE_C0_RINT 0x0400 /* receiver interrupt */
279#define LE_C0_TINT 0x0200 /* transmitter interrupt */
280#define LE_C0_IDON 0x0100 /* initialization done */
281#define LE_C0_INTR 0x0080 /* interrupt condition */
282#define LE_C0_INEA 0x0040 /* interrupt enable */
283#define LE_C0_RXON 0x0020 /* receiver on */
284#define LE_C0_TXON 0x0010 /* transmitter on */
285#define LE_C0_TDMD 0x0008 /* transmit demand */
286#define LE_C0_STOP 0x0004 /* disable all external activity */
287#define LE_C0_STRT 0x0002 /* enable external activity */
288#define LE_C0_INIT 0x0001 /* begin initialization */
289
290#define LE_C0_BITS \
291 "\20\20ERR\17BABL\16CERR\15MISS\14MERR\13RINT\
292\12TINT\11IDON\10INTR\07INEA\06RXON\05TXON\04TDMD\03STOP\02STRT\01INIT"
293
294/* Control and status register 3 (csr3) */
295#define LE_C3_BABLM 0x4000 /* babble mask */
296#define LE_C3_MISSM 0x1000 /* missed frame mask */
297#define LE_C3_MERRM 0x0800 /* memory error mask */
298#define LE_C3_RINTM 0x0400 /* receive interrupt mask */
299#define LE_C3_TINTM 0x0200 /* transmit interrupt mask */
300#define LE_C3_IDONM 0x0100 /* initialization done mask */
301#define LE_C3_DXSUFLO 0x0040 /* disable tx stop on underflow */
302#define LE_C3_LAPPEN 0x0020 /* look ahead packet processing enbl */
303#define LE_C3_DXMT2PD 0x0010 /* disable tx two part deferral */
304#define LE_C3_EMBA 0x0008 /* enable modified backoff algorithm */
305#define LE_C3_BSWP 0x0004 /* byte swap */
306#define LE_C3_ACON 0x0002 /* ALE control, eh? */
307#define LE_C3_BCON 0x0001 /* byte control */
308
309/* Control and status register 4 (csr4) */
310#define LE_C4_EN124 0x8000 /* enable CSR124 */
311#define LE_C4_DMAPLUS 0x4000 /* always set (PCnet-PCI) */
312#define LE_C4_TIMER 0x2000 /* enable bus activity timer */
313#define LE_C4_TXDPOLL 0x1000 /* disable transmit polling */
314#define LE_C4_APAD_XMT 0x0800 /* auto pad transmit */
315#define LE_C4_ASTRP_RCV 0x0400 /* auto strip receive */
316#define LE_C4_MFCO 0x0200 /* missed frame counter overflow */
317#define LE_C4_MFCOM 0x0100 /* missed frame coutner overflow mask */
318#define LE_C4_UINTCMD 0x0080 /* user interrupt command */
319#define LE_C4_UINT 0x0040 /* user interrupt */
320#define LE_C4_RCVCCO 0x0020 /* receive collision counter overflow */
321#define LE_C4_RCVCCOM 0x0010 /* receive collision counter overflow
322 mask */
323#define LE_C4_TXSTRT 0x0008 /* transmit start status */
324#define LE_C4_TXSTRTM 0x0004 /* transmit start mask */
325
326/* Control and status register 5 (csr5) */
327#define LE_C5_TOKINTD 0x8000 /* transmit ok interrupt disable */
328#define LE_C5_LTINTEN 0x4000 /* last transmit interrupt enable */
329#define LE_C5_SINT 0x0800 /* system interrupt */
330#define LE_C5_SINTE 0x0400 /* system interrupt enable */
331#define LE_C5_EXDINT 0x0080 /* excessive deferral interrupt */
332#define LE_C5_EXDINTE 0x0040 /* excessive deferral interrupt enbl */
333#define LE_C5_MPPLBA 0x0020 /* magic packet physical logical
334 broadcast accept */
335#define LE_C5_MPINT 0x0010 /* magic packet interrupt */
336#define LE_C5_MPINTE 0x0008 /* magic packet interrupt enable */
337#define LE_C5_MPEN 0x0004 /* magic packet enable */
338#define LE_C5_MPMODE 0x0002 /* magic packet mode */
339#define LE_C5_SPND 0x0001 /* suspend */
340
341/* Control and status register 6 (csr6) */
342#define LE_C6_TLEN 0xf000 /* TLEN from init block */
343#define LE_C6_RLEN 0x0f00 /* RLEN from init block */
344
345/* Control and status register 7 (csr7) */
346#define LE_C7_FASTSPNDE 0x8000 /* fast suspend enable */
347#define LE_C7_RDMD 0x2000 /* receive demand */
348#define LE_C7_RDXPOLL 0x1000 /* receive disable polling */
349#define LE_C7_STINT 0x0800 /* software timer interrupt */
350#define LE_C7_STINTE 0x0400 /* software timer interrupt enable */
351#define LE_C7_MREINT 0x0200 /* PHY management read error intr */
352#define LE_C7_MREINTE 0x0100 /* PHY management read error intr
353 enable */
354#define LE_C7_MAPINT 0x0080 /* PHY management auto-poll intr */
355#define LE_C7_MAPINTE 0x0040 /* PHY management auto-poll intr
356 enable */
357#define LE_C7_MCCINT 0x0020 /* PHY management command complete
358 interrupt */
359#define LE_C7_MCCINTE 0x0010 /* PHY management command complete
360 interrupt enable */
361#define LE_C7_MCCIINT 0x0008 /* PHY management command complete
362 internal interrupt */
363#define LE_C7_MCCIINTE 0x0004 /* PHY management command complete
364 internal interrupt enable */
365#define LE_C7_MIIPDTINT 0x0002 /* PHY management detect transition
366 interrupt */
367#define LE_C7_MIIPDTINTE 0x0001 /* PHY management detect transition
368 interrupt enable */
369
370/* Control and status register 15 (csr15) */
371#define LE_C15_PROM 0x8000 /* promiscuous mode */
372#define LE_C15_DRCVBC 0x4000 /* disable Rx of broadcast */
373#define LE_C15_DRCVPA 0x2000 /* disable Rx of physical address */
374#define LE_C15_DLNKTST 0x1000 /* disable link status */
375#define LE_C15_DAPC 0x0800 /* disable auto-polarity correction */
376#define LE_C15_MENDECL 0x0400 /* MENDEC Loopback mode */
377#define LE_C15_LRT 0x0200 /* low receive threshold (TMAU) */
378#define LE_C15_TSEL 0x0200 /* transmit mode select (AUI) */
379#define LE_C15_PORTSEL(x) ((x) << 7) /* port select */
380#define LE_C15_INTL 0x0040 /* internal loopback */
381#define LE_C15_DRTY 0x0020 /* disable retry */
382#define LE_C15_FCOLL 0x0010 /* force collision */
383#define LE_C15_DXMTFCS 0x0008 /* disable Tx FCS (ADD_FCS overrides) */
384#define LE_C15_LOOP 0x0004 /* loopback enable */
385#define LE_C15_DTX 0x0002 /* disable transmit */
386#define LE_C15_DRX 0x0001 /* disable receiver */
387
388#define LE_PORTSEL_AUI 0
389#define LE_PORTSEL_10T 1
390#define LE_PORTSEL_GPSI 2
391#define LE_PORTSEL_MII 3
392#define LE_PORTSEL_MASK 3
393
394/* control and status register 80 (csr80) */
395#define LE_C80_RCVFW(x) ((x) << 12) /* Receive FIFO Watermark */
396#define LE_C80_RCVFW_MAX 3
397#define LE_C80_XMTSP(x) ((x) << 10) /* Transmit Start Point */
398#define LE_C80_XMTSP_MAX 3
399#define LE_C80_XMTFW(x) ((x) << 8) /* Transmit FIFO Watermark */
400#define LE_C80_XMTFW_MAX 3
401#define LE_C80_DMATC 0x00ff /* DMA transfer counter */
402
403/* control and status register 116 (csr116) */
404#define LE_C116_PME_EN_OVR 0x0400 /* PME_EN overwrite */
405#define LE_C116_LCDET 0x0200 /* link change detected */
406#define LE_C116_LCMODE 0x0100 /* link change wakeup mode */
407#define LE_C116_PMAT 0x0080 /* pattern matched */
408#define LE_C116_EMPPLBA 0x0040 /* magic packet physical logical
409 broadcast accept */
410#define LE_C116_MPMAT 0x0020 /* magic packet match */
411#define LE_C116_MPPEN 0x0010 /* magic packet pin enable */
412#define LE_C116_RST_POL 0x0001 /* PHY_RST pin polarity */
413
414/* control and status register 122 (csr122) */
415#define LE_C122_RCVALGN 0x0001 /* receive packet align */
416
417/* control and status register 124 (csr124) */
418#define LE_C124_RPA 0x0008 /* runt packet accept */
419
420/* control and status register 125 (csr125) */
421#define LE_C125_IPG 0xff00 /* inter-packet gap */
422#define LE_C125_IFS1 0x00ff /* inter-frame spacing part 1 */
423
424/* bus configuration register 0 (bcr0) */
425#define LE_B0_MSRDA 0xffff /* reserved locations */
426
427/* bus configuration register 1 (bcr1) */
428#define LE_B1_MSWRA 0xffff /* reserved locations */
429
430/* bus configuration register 2 (bcr2) */
431#define LE_B2_PHYSSELEN 0x2000 /* enable writes to BCR18[4:3] */
432#define LE_B2_LEDPE 0x1000 /* LED program enable */
433#define LE_B2_APROMWE 0x0100 /* Address PROM Write Enable */
434#define LE_B2_INTLEVEL 0x0080 /* 1 == edge triggered */
435#define LE_B2_DXCVRCTL 0x0020 /* DXCVR control */
436#define LE_B2_DXCVRPOL 0x0010 /* DXCVR polarity */
437#define LE_B2_EADISEL 0x0008 /* EADI select */
438#define LE_B2_AWAKE 0x0004 /* power saving mode select */
439#define LE_B2_ASEL 0x0002 /* auto-select PORTSEL */
440#define LE_B2_XMAUSEL 0x0001 /* reserved location */
441
442/* bus configuration register 4 (bcr4) */
443/* bus configuration register 5 (bcr5) */
444/* bus configuration register 6 (bcr6) */
445/* bus configuration register 7 (bcr7) */
446/* bus configuration register 48 (bcr48) */
447#define LE_B4_LEDOUT 0x8000 /* LED output active */
448#define LE_B4_LEDPOL 0x4000 /* LED polarity */
449#define LE_B4_LEDDIS 0x2000 /* LED disable */
450#define LE_B4_100E 0x1000 /* 100Mb/s enable */
451#define LE_B4_MPSE 0x0200 /* magic packet status enable */
452#define LE_B4_FDLSE 0x0100 /* full-duplex link status enable */
453#define LE_B4_PSE 0x0080 /* pulse stretcher enable */
454#define LE_B4_LNKSE 0x0040 /* link status enable */
455#define LE_B4_RCVME 0x0020 /* receive match status enable */
456#define LE_B4_XMTE 0x0010 /* transmit status enable */
457#define LE_B4_POWER 0x0008 /* power enable */
458#define LE_B4_RCVE 0x0004 /* receive status enable */
459#define LE_B4_SPEED 0x0002 /* high speed enable */
460#define LE_B4_COLE 0x0001 /* collision status enable */
461
462/* bus configuration register 9 (bcr9) */
463#define LE_B9_FDRPAD 0x0004 /* full-duplex runt packet accept
464 disable */
465#define LE_B9_AUIFD 0x0002 /* AUI full-duplex */
466#define LE_B9_FDEN 0x0001 /* full-duplex enable */
467
468/* bus configuration register 18 (bcr18) */
469#define LE_B18_ROMTMG 0xf000 /* expansion rom timing */
470#define LE_B18_NOUFLO 0x0800 /* no underflow on transmit */
471#define LE_B18_MEMCMD 0x0200 /* memory read multiple enable */
472#define LE_B18_EXTREQ 0x0100 /* extended request */
473#define LE_B18_DWIO 0x0080 /* double-word I/O */
474#define LE_B18_BREADE 0x0040 /* burst read enable */
475#define LE_B18_BWRITE 0x0020 /* burst write enable */
476#define LE_B18_PHYSEL1 0x0010 /* PHYSEL 1 */
477#define LE_B18_PHYSEL0 0x0008 /* PHYSEL 0 */
478 /* 00 ex ROM/Flash */
479 /* 01 EADI/MII snoop */
480 /* 10 reserved */
481 /* 11 reserved */
482#define LE_B18_LINBC 0x0007 /* reserved locations */
483
484/* bus configuration register 19 (bcr19) */
485#define LE_B19_PVALID 0x8000 /* EEPROM status valid */
486#define LE_B19_PREAD 0x4000 /* EEPROM read command */
487#define LE_B19_EEDET 0x2000 /* EEPROM detect */
488#define LE_B19_EEN 0x0010 /* EEPROM port enable */
489#define LE_B19_ECS 0x0004 /* EEPROM chip select */
490#define LE_B19_ESK 0x0002 /* EEPROM serial clock */
491#define LE_B19_EDI 0x0001 /* EEPROM data in */
492#define LE_B19_EDO 0x0001 /* EEPROM data out */
493
494/* bus configuration register 20 (bcr20) */
495#define LE_B20_APERREN 0x0400 /* Advanced parity error handling */
496#define LE_B20_CSRPCNET 0x0200 /* PCnet-style CSRs (0 = ILACC) */
497#define LE_B20_SSIZE32 0x0100 /* Software Size 32-bit */
498#define LE_B20_SSTYLE 0x0007 /* Software Style */
499#define LE_B20_SSTYLE_LANCE 0 /* LANCE/PCnet-ISA (16-bit) */
124
125#ifndef _DEV_LE_LANCEREG_H_
126#define _DEV_LE_LANCEREG_H_
127
128#define LEBLEN (ETHER_MAX_LEN + ETHER_VLAN_ENCAP_LEN)
129/* LEMINSIZE should be ETHER_MIN_LEN when LE_MODE_DTCR is set. */
130#define LEMINSIZE (ETHER_MIN_LEN - ETHER_CRC_LEN)
131
132#define LE_INITADDR(sc) (sc->sc_initaddr)
133#define LE_RMDADDR(sc, bix) (sc->sc_rmdaddr + sizeof(struct lermd) * (bix))
134#define LE_TMDADDR(sc, bix) (sc->sc_tmdaddr + sizeof(struct letmd) * (bix))
135#define LE_RBUFADDR(sc, bix) (sc->sc_rbufaddr + LEBLEN * (bix))
136#define LE_TBUFADDR(sc, bix) (sc->sc_tbufaddr + LEBLEN * (bix))
137
138/*
139 * The byte count fields in descriptors are in two's complement.
140 * This macro does the conversion for us on unsigned numbers.
141 */
142#define LE_BCNT(x) (~(x) + 1)
143
144/*
145 * Control and Status Register addresses
146 */
147#define LE_CSR0 0x0000 /* Control and status register */
148#define LE_CSR1 0x0001 /* low address of init block */
149#define LE_CSR2 0x0002 /* high address of init block */
150#define LE_CSR3 0x0003 /* Bus master and control */
151#define LE_CSR4 0x0004 /* Test and features control */
152#define LE_CSR5 0x0005 /* Extended control and Interrupt 1 */
153#define LE_CSR6 0x0006 /* Rx/Tx Descriptor table length */
154#define LE_CSR7 0x0007 /* Extended control and interrupt 2 */
155#define LE_CSR8 0x0008 /* Logical Address Filter 0 */
156#define LE_CSR9 0x0009 /* Logical Address Filter 1 */
157#define LE_CSR10 0x000a /* Logical Address Filter 2 */
158#define LE_CSR11 0x000b /* Logical Address Filter 3 */
159#define LE_CSR12 0x000c /* Physical Address 0 */
160#define LE_CSR13 0x000d /* Physical Address 1 */
161#define LE_CSR14 0x000e /* Physical Address 2 */
162#define LE_CSR15 0x000f /* Mode */
163#define LE_CSR16 0x0010 /* Initialization Block addr lower */
164#define LE_CSR17 0x0011 /* Initialization Block addr upper */
165#define LE_CSR18 0x0012 /* Current Rx Buffer addr lower */
166#define LE_CSR19 0x0013 /* Current Rx Buffer addr upper */
167#define LE_CSR20 0x0014 /* Current Tx Buffer addr lower */
168#define LE_CSR21 0x0015 /* Current Tx Buffer addr upper */
169#define LE_CSR22 0x0016 /* Next Rx Buffer addr lower */
170#define LE_CSR23 0x0017 /* Next Rx Buffer addr upper */
171#define LE_CSR24 0x0018 /* Base addr of Rx ring lower */
172#define LE_CSR25 0x0019 /* Base addr of Rx ring upper */
173#define LE_CSR26 0x001a /* Next Rx Desc addr lower */
174#define LE_CSR27 0x001b /* Next Rx Desc addr upper */
175#define LE_CSR28 0x001c /* Current Rx Desc addr lower */
176#define LE_CSR29 0x001d /* Current Rx Desc addr upper */
177#define LE_CSR30 0x001e /* Base addr of Tx ring lower */
178#define LE_CSR31 0x001f /* Base addr of Tx ring upper */
179#define LE_CSR32 0x0020 /* Next Tx Desc addr lower */
180#define LE_CSR33 0x0021 /* Next Tx Desc addr upper */
181#define LE_CSR34 0x0022 /* Current Tx Desc addr lower */
182#define LE_CSR35 0x0023 /* Current Tx Desc addr upper */
183#define LE_CSR36 0x0024 /* Next Next Rx Desc addr lower */
184#define LE_CSR37 0x0025 /* Next Next Rx Desc addr upper */
185#define LE_CSR38 0x0026 /* Next Next Tx Desc addr lower */
186#define LE_CSR39 0x0027 /* Next Next Tx Desc adddr upper */
187#define LE_CSR40 0x0028 /* Current Rx Byte Count */
188#define LE_CSR41 0x0029 /* Current Rx Status */
189#define LE_CSR42 0x002a /* Current Tx Byte Count */
190#define LE_CSR43 0x002b /* Current Tx Status */
191#define LE_CSR44 0x002c /* Next Rx Byte Count */
192#define LE_CSR45 0x002d /* Next Rx Status */
193#define LE_CSR46 0x002e /* Tx Poll Time Counter */
194#define LE_CSR47 0x002f /* Tx Polling Interval */
195#define LE_CSR48 0x0030 /* Rx Poll Time Counter */
196#define LE_CSR49 0x0031 /* Rx Polling Interval */
197#define LE_CSR58 0x003a /* Software Style */
198#define LE_CSR60 0x003c /* Previous Tx Desc addr lower */
199#define LE_CSR61 0x003d /* Previous Tx Desc addr upper */
200#define LE_CSR62 0x003e /* Previous Tx Byte Count */
201#define LE_CSR63 0x003f /* Previous Tx Status */
202#define LE_CSR64 0x0040 /* Next Tx Buffer addr lower */
203#define LE_CSR65 0x0041 /* Next Tx Buffer addr upper */
204#define LE_CSR66 0x0042 /* Next Tx Byte Count */
205#define LE_CSR67 0x0043 /* Next Tx Status */
206#define LE_CSR72 0x0048 /* Receive Ring Counter */
207#define LE_CSR74 0x004a /* Transmit Ring Counter */
208#define LE_CSR76 0x004c /* Receive Ring Length */
209#define LE_CSR78 0x004e /* Transmit Ring Length */
210#define LE_CSR80 0x0050 /* DMA Transfer Counter and FIFO
211 Threshold Control */
212#define LE_CSR82 0x0052 /* Tx Desc addr Pointer lower */
213#define LE_CSR84 0x0054 /* DMA addr register lower */
214#define LE_CSR85 0x0055 /* DMA addr register upper */
215#define LE_CSR86 0x0056 /* Buffer Byte Counter */
216#define LE_CSR88 0x0058 /* Chip ID Register lower */
217#define LE_CSR89 0x0059 /* Chip ID Register upper */
218#define LE_CSR92 0x005c /* Ring Length Conversion */
219#define LE_CSR100 0x0064 /* Bus Timeout */
220#define LE_CSR112 0x0070 /* Missed Frame Count */
221#define LE_CSR114 0x0072 /* Receive Collision Count */
222#define LE_CSR116 0x0074 /* OnNow Power Mode Register */
223#define LE_CSR122 0x007a /* Advanced Feature Control */
224#define LE_CSR124 0x007c /* Test Register 1 */
225#define LE_CSR125 0x007d /* MAC Enhanced Configuration Control */
226
227/*
228 * Bus Configuration Register addresses
229 */
230#define LE_BCR0 0x0000 /* Master Mode Read Active */
231#define LE_BCR1 0x0001 /* Master Mode Write Active */
232#define LE_BCR2 0x0002 /* Misc. Configuration */
233#define LE_BCR4 0x0004 /* LED0 Status */
234#define LE_BCR5 0x0005 /* LED1 Status */
235#define LE_BCR6 0x0006 /* LED2 Status */
236#define LE_BCR7 0x0007 /* LED3 Status */
237#define LE_BCR9 0x0009 /* Full-duplex Control */
238#define LE_BCR16 0x0010 /* I/O Base Address lower */
239#define LE_BCR17 0x0011 /* I/O Base Address upper */
240#define LE_BCR18 0x0012 /* Burst and Bus Control Register */
241#define LE_BCR19 0x0013 /* EEPROM Control and Status */
242#define LE_BCR20 0x0014 /* Software Style */
243#define LE_BCR22 0x0016 /* PCI Latency Register */
244#define LE_BCR23 0x0017 /* PCI Subsystem Vendor ID */
245#define LE_BCR24 0x0018 /* PCI Subsystem ID */
246#define LE_BCR25 0x0019 /* SRAM Size Register */
247#define LE_BCR26 0x001a /* SRAM Boundary Register */
248#define LE_BCR27 0x001b /* SRAM Interface Control Register */
249#define LE_BCR28 0x001c /* Exp. Bus Port Addr lower */
250#define LE_BCR29 0x001d /* Exp. Bus Port Addr upper */
251#define LE_BCR30 0x001e /* Exp. Bus Data Port */
252#define LE_BCR31 0x001f /* Software Timer Register */
253#define LE_BCR32 0x0020 /* PHY Control and Status Register */
254#define LE_BCR33 0x0021 /* PHY Address Register */
255#define LE_BCR34 0x0022 /* PHY Management Data Register */
256#define LE_BCR35 0x0023 /* PCI Vendor ID Register */
257#define LE_BCR36 0x0024 /* PCI Power Management Cap. Alias */
258#define LE_BCR37 0x0025 /* PCI DATA0 Alias */
259#define LE_BCR38 0x0026 /* PCI DATA1 Alias */
260#define LE_BCR39 0x0027 /* PCI DATA2 Alias */
261#define LE_BCR40 0x0028 /* PCI DATA3 Alias */
262#define LE_BCR41 0x0029 /* PCI DATA4 Alias */
263#define LE_BCR42 0x002a /* PCI DATA5 Alias */
264#define LE_BCR43 0x002b /* PCI DATA6 Alias */
265#define LE_BCR44 0x002c /* PCI DATA7 Alias */
266#define LE_BCR45 0x002d /* OnNow Pattern Matching 1 */
267#define LE_BCR46 0x002e /* OnNow Pattern Matching 2 */
268#define LE_BCR47 0x002f /* OnNow Pattern Matching 3 */
269#define LE_BCR48 0x0030 /* LED4 Status */
270#define LE_BCR49 0x0031 /* PHY Select */
271
272/* Control and status register 0 (csr0) */
273#define LE_C0_ERR 0x8000 /* error summary */
274#define LE_C0_BABL 0x4000 /* transmitter timeout error */
275#define LE_C0_CERR 0x2000 /* collision */
276#define LE_C0_MISS 0x1000 /* missed a packet */
277#define LE_C0_MERR 0x0800 /* memory error */
278#define LE_C0_RINT 0x0400 /* receiver interrupt */
279#define LE_C0_TINT 0x0200 /* transmitter interrupt */
280#define LE_C0_IDON 0x0100 /* initialization done */
281#define LE_C0_INTR 0x0080 /* interrupt condition */
282#define LE_C0_INEA 0x0040 /* interrupt enable */
283#define LE_C0_RXON 0x0020 /* receiver on */
284#define LE_C0_TXON 0x0010 /* transmitter on */
285#define LE_C0_TDMD 0x0008 /* transmit demand */
286#define LE_C0_STOP 0x0004 /* disable all external activity */
287#define LE_C0_STRT 0x0002 /* enable external activity */
288#define LE_C0_INIT 0x0001 /* begin initialization */
289
290#define LE_C0_BITS \
291 "\20\20ERR\17BABL\16CERR\15MISS\14MERR\13RINT\
292\12TINT\11IDON\10INTR\07INEA\06RXON\05TXON\04TDMD\03STOP\02STRT\01INIT"
293
294/* Control and status register 3 (csr3) */
295#define LE_C3_BABLM 0x4000 /* babble mask */
296#define LE_C3_MISSM 0x1000 /* missed frame mask */
297#define LE_C3_MERRM 0x0800 /* memory error mask */
298#define LE_C3_RINTM 0x0400 /* receive interrupt mask */
299#define LE_C3_TINTM 0x0200 /* transmit interrupt mask */
300#define LE_C3_IDONM 0x0100 /* initialization done mask */
301#define LE_C3_DXSUFLO 0x0040 /* disable tx stop on underflow */
302#define LE_C3_LAPPEN 0x0020 /* look ahead packet processing enbl */
303#define LE_C3_DXMT2PD 0x0010 /* disable tx two part deferral */
304#define LE_C3_EMBA 0x0008 /* enable modified backoff algorithm */
305#define LE_C3_BSWP 0x0004 /* byte swap */
306#define LE_C3_ACON 0x0002 /* ALE control, eh? */
307#define LE_C3_BCON 0x0001 /* byte control */
308
309/* Control and status register 4 (csr4) */
310#define LE_C4_EN124 0x8000 /* enable CSR124 */
311#define LE_C4_DMAPLUS 0x4000 /* always set (PCnet-PCI) */
312#define LE_C4_TIMER 0x2000 /* enable bus activity timer */
313#define LE_C4_TXDPOLL 0x1000 /* disable transmit polling */
314#define LE_C4_APAD_XMT 0x0800 /* auto pad transmit */
315#define LE_C4_ASTRP_RCV 0x0400 /* auto strip receive */
316#define LE_C4_MFCO 0x0200 /* missed frame counter overflow */
317#define LE_C4_MFCOM 0x0100 /* missed frame coutner overflow mask */
318#define LE_C4_UINTCMD 0x0080 /* user interrupt command */
319#define LE_C4_UINT 0x0040 /* user interrupt */
320#define LE_C4_RCVCCO 0x0020 /* receive collision counter overflow */
321#define LE_C4_RCVCCOM 0x0010 /* receive collision counter overflow
322 mask */
323#define LE_C4_TXSTRT 0x0008 /* transmit start status */
324#define LE_C4_TXSTRTM 0x0004 /* transmit start mask */
325
326/* Control and status register 5 (csr5) */
327#define LE_C5_TOKINTD 0x8000 /* transmit ok interrupt disable */
328#define LE_C5_LTINTEN 0x4000 /* last transmit interrupt enable */
329#define LE_C5_SINT 0x0800 /* system interrupt */
330#define LE_C5_SINTE 0x0400 /* system interrupt enable */
331#define LE_C5_EXDINT 0x0080 /* excessive deferral interrupt */
332#define LE_C5_EXDINTE 0x0040 /* excessive deferral interrupt enbl */
333#define LE_C5_MPPLBA 0x0020 /* magic packet physical logical
334 broadcast accept */
335#define LE_C5_MPINT 0x0010 /* magic packet interrupt */
336#define LE_C5_MPINTE 0x0008 /* magic packet interrupt enable */
337#define LE_C5_MPEN 0x0004 /* magic packet enable */
338#define LE_C5_MPMODE 0x0002 /* magic packet mode */
339#define LE_C5_SPND 0x0001 /* suspend */
340
341/* Control and status register 6 (csr6) */
342#define LE_C6_TLEN 0xf000 /* TLEN from init block */
343#define LE_C6_RLEN 0x0f00 /* RLEN from init block */
344
345/* Control and status register 7 (csr7) */
346#define LE_C7_FASTSPNDE 0x8000 /* fast suspend enable */
347#define LE_C7_RDMD 0x2000 /* receive demand */
348#define LE_C7_RDXPOLL 0x1000 /* receive disable polling */
349#define LE_C7_STINT 0x0800 /* software timer interrupt */
350#define LE_C7_STINTE 0x0400 /* software timer interrupt enable */
351#define LE_C7_MREINT 0x0200 /* PHY management read error intr */
352#define LE_C7_MREINTE 0x0100 /* PHY management read error intr
353 enable */
354#define LE_C7_MAPINT 0x0080 /* PHY management auto-poll intr */
355#define LE_C7_MAPINTE 0x0040 /* PHY management auto-poll intr
356 enable */
357#define LE_C7_MCCINT 0x0020 /* PHY management command complete
358 interrupt */
359#define LE_C7_MCCINTE 0x0010 /* PHY management command complete
360 interrupt enable */
361#define LE_C7_MCCIINT 0x0008 /* PHY management command complete
362 internal interrupt */
363#define LE_C7_MCCIINTE 0x0004 /* PHY management command complete
364 internal interrupt enable */
365#define LE_C7_MIIPDTINT 0x0002 /* PHY management detect transition
366 interrupt */
367#define LE_C7_MIIPDTINTE 0x0001 /* PHY management detect transition
368 interrupt enable */
369
370/* Control and status register 15 (csr15) */
371#define LE_C15_PROM 0x8000 /* promiscuous mode */
372#define LE_C15_DRCVBC 0x4000 /* disable Rx of broadcast */
373#define LE_C15_DRCVPA 0x2000 /* disable Rx of physical address */
374#define LE_C15_DLNKTST 0x1000 /* disable link status */
375#define LE_C15_DAPC 0x0800 /* disable auto-polarity correction */
376#define LE_C15_MENDECL 0x0400 /* MENDEC Loopback mode */
377#define LE_C15_LRT 0x0200 /* low receive threshold (TMAU) */
378#define LE_C15_TSEL 0x0200 /* transmit mode select (AUI) */
379#define LE_C15_PORTSEL(x) ((x) << 7) /* port select */
380#define LE_C15_INTL 0x0040 /* internal loopback */
381#define LE_C15_DRTY 0x0020 /* disable retry */
382#define LE_C15_FCOLL 0x0010 /* force collision */
383#define LE_C15_DXMTFCS 0x0008 /* disable Tx FCS (ADD_FCS overrides) */
384#define LE_C15_LOOP 0x0004 /* loopback enable */
385#define LE_C15_DTX 0x0002 /* disable transmit */
386#define LE_C15_DRX 0x0001 /* disable receiver */
387
388#define LE_PORTSEL_AUI 0
389#define LE_PORTSEL_10T 1
390#define LE_PORTSEL_GPSI 2
391#define LE_PORTSEL_MII 3
392#define LE_PORTSEL_MASK 3
393
394/* control and status register 80 (csr80) */
395#define LE_C80_RCVFW(x) ((x) << 12) /* Receive FIFO Watermark */
396#define LE_C80_RCVFW_MAX 3
397#define LE_C80_XMTSP(x) ((x) << 10) /* Transmit Start Point */
398#define LE_C80_XMTSP_MAX 3
399#define LE_C80_XMTFW(x) ((x) << 8) /* Transmit FIFO Watermark */
400#define LE_C80_XMTFW_MAX 3
401#define LE_C80_DMATC 0x00ff /* DMA transfer counter */
402
403/* control and status register 116 (csr116) */
404#define LE_C116_PME_EN_OVR 0x0400 /* PME_EN overwrite */
405#define LE_C116_LCDET 0x0200 /* link change detected */
406#define LE_C116_LCMODE 0x0100 /* link change wakeup mode */
407#define LE_C116_PMAT 0x0080 /* pattern matched */
408#define LE_C116_EMPPLBA 0x0040 /* magic packet physical logical
409 broadcast accept */
410#define LE_C116_MPMAT 0x0020 /* magic packet match */
411#define LE_C116_MPPEN 0x0010 /* magic packet pin enable */
412#define LE_C116_RST_POL 0x0001 /* PHY_RST pin polarity */
413
414/* control and status register 122 (csr122) */
415#define LE_C122_RCVALGN 0x0001 /* receive packet align */
416
417/* control and status register 124 (csr124) */
418#define LE_C124_RPA 0x0008 /* runt packet accept */
419
420/* control and status register 125 (csr125) */
421#define LE_C125_IPG 0xff00 /* inter-packet gap */
422#define LE_C125_IFS1 0x00ff /* inter-frame spacing part 1 */
423
424/* bus configuration register 0 (bcr0) */
425#define LE_B0_MSRDA 0xffff /* reserved locations */
426
427/* bus configuration register 1 (bcr1) */
428#define LE_B1_MSWRA 0xffff /* reserved locations */
429
430/* bus configuration register 2 (bcr2) */
431#define LE_B2_PHYSSELEN 0x2000 /* enable writes to BCR18[4:3] */
432#define LE_B2_LEDPE 0x1000 /* LED program enable */
433#define LE_B2_APROMWE 0x0100 /* Address PROM Write Enable */
434#define LE_B2_INTLEVEL 0x0080 /* 1 == edge triggered */
435#define LE_B2_DXCVRCTL 0x0020 /* DXCVR control */
436#define LE_B2_DXCVRPOL 0x0010 /* DXCVR polarity */
437#define LE_B2_EADISEL 0x0008 /* EADI select */
438#define LE_B2_AWAKE 0x0004 /* power saving mode select */
439#define LE_B2_ASEL 0x0002 /* auto-select PORTSEL */
440#define LE_B2_XMAUSEL 0x0001 /* reserved location */
441
442/* bus configuration register 4 (bcr4) */
443/* bus configuration register 5 (bcr5) */
444/* bus configuration register 6 (bcr6) */
445/* bus configuration register 7 (bcr7) */
446/* bus configuration register 48 (bcr48) */
447#define LE_B4_LEDOUT 0x8000 /* LED output active */
448#define LE_B4_LEDPOL 0x4000 /* LED polarity */
449#define LE_B4_LEDDIS 0x2000 /* LED disable */
450#define LE_B4_100E 0x1000 /* 100Mb/s enable */
451#define LE_B4_MPSE 0x0200 /* magic packet status enable */
452#define LE_B4_FDLSE 0x0100 /* full-duplex link status enable */
453#define LE_B4_PSE 0x0080 /* pulse stretcher enable */
454#define LE_B4_LNKSE 0x0040 /* link status enable */
455#define LE_B4_RCVME 0x0020 /* receive match status enable */
456#define LE_B4_XMTE 0x0010 /* transmit status enable */
457#define LE_B4_POWER 0x0008 /* power enable */
458#define LE_B4_RCVE 0x0004 /* receive status enable */
459#define LE_B4_SPEED 0x0002 /* high speed enable */
460#define LE_B4_COLE 0x0001 /* collision status enable */
461
462/* bus configuration register 9 (bcr9) */
463#define LE_B9_FDRPAD 0x0004 /* full-duplex runt packet accept
464 disable */
465#define LE_B9_AUIFD 0x0002 /* AUI full-duplex */
466#define LE_B9_FDEN 0x0001 /* full-duplex enable */
467
468/* bus configuration register 18 (bcr18) */
469#define LE_B18_ROMTMG 0xf000 /* expansion rom timing */
470#define LE_B18_NOUFLO 0x0800 /* no underflow on transmit */
471#define LE_B18_MEMCMD 0x0200 /* memory read multiple enable */
472#define LE_B18_EXTREQ 0x0100 /* extended request */
473#define LE_B18_DWIO 0x0080 /* double-word I/O */
474#define LE_B18_BREADE 0x0040 /* burst read enable */
475#define LE_B18_BWRITE 0x0020 /* burst write enable */
476#define LE_B18_PHYSEL1 0x0010 /* PHYSEL 1 */
477#define LE_B18_PHYSEL0 0x0008 /* PHYSEL 0 */
478 /* 00 ex ROM/Flash */
479 /* 01 EADI/MII snoop */
480 /* 10 reserved */
481 /* 11 reserved */
482#define LE_B18_LINBC 0x0007 /* reserved locations */
483
484/* bus configuration register 19 (bcr19) */
485#define LE_B19_PVALID 0x8000 /* EEPROM status valid */
486#define LE_B19_PREAD 0x4000 /* EEPROM read command */
487#define LE_B19_EEDET 0x2000 /* EEPROM detect */
488#define LE_B19_EEN 0x0010 /* EEPROM port enable */
489#define LE_B19_ECS 0x0004 /* EEPROM chip select */
490#define LE_B19_ESK 0x0002 /* EEPROM serial clock */
491#define LE_B19_EDI 0x0001 /* EEPROM data in */
492#define LE_B19_EDO 0x0001 /* EEPROM data out */
493
494/* bus configuration register 20 (bcr20) */
495#define LE_B20_APERREN 0x0400 /* Advanced parity error handling */
496#define LE_B20_CSRPCNET 0x0200 /* PCnet-style CSRs (0 = ILACC) */
497#define LE_B20_SSIZE32 0x0100 /* Software Size 32-bit */
498#define LE_B20_SSTYLE 0x0007 /* Software Style */
499#define LE_B20_SSTYLE_LANCE 0 /* LANCE/PCnet-ISA (16-bit) */
500#define LE_B20_SSTYPE_ILACC 1 /* ILACC (32-bit) */
500#define LE_B20_SSTYLE_ILACC 1 /* ILACC (32-bit) */
501#define LE_B20_SSTYLE_PCNETPCI2 2 /* PCnet-PCI (32-bit) */
502#define LE_B20_SSTYLE_PCNETPCI3 3 /* PCnet-PCI II (32-bit) */
503
504/* bus configuration register 25 (bcr25) */
505#define LE_B25_SRAM_SIZE 0x00ff /* SRAM size */
506
507/* bus configuration register 26 (bcr26) */
508#define LE_B26_SRAM_BND 0x00ff /* SRAM boundary */
509
510/* bus configuration register 27 (bcr27) */
511#define LE_B27_PTRTST 0x8000 /* reserved for manuf. tests */
512#define LE_B27_LOLATRX 0x4000 /* low latency receive */
513#define LE_B27_EBCS 0x0038 /* expansion bus clock source */
514 /* 000 CLK pin */
515 /* 001 time base clock */
516 /* 010 EBCLK pin */
517 /* 011 reserved */
518 /* 1xx reserved */
519#define LE_B27_CLK_FAC 0x0007 /* clock factor */
520 /* 000 1 */
521 /* 001 1/2 */
522 /* 010 reserved */
523 /* 011 1/4 */
524 /* 1xx reserved */
525
526/* bus configuration register 28 (bcr28) */
527#define LE_B28_EADDRL 0xffff /* expansion port address lower */
528
529/* bus configuration register 29 (bcr29) */
530#define LE_B29_FLASH 0x8000 /* flash access */
531#define LE_B29_LAAINC 0x4000 /* lower address auto increment */
532#define LE_B29_EPADDRU 0x0007 /* expansion port address upper */
533
534/* bus configuration register 30 (bcr30) */
535#define LE_B30_EBDATA 0xffff /* expansion bus data port */
536
537/* bus configuration register 31 (bcr31) */
538#define LE_B31_STVAL 0xffff /* software timer value */
539
540/* bus configuration register 32 (bcr32) */
541#define LE_B32_ANTST 0x8000 /* reserved for manuf. tests */
542#define LE_B32_MIIPD 0x4000 /* MII PHY Detect (manuf. tests) */
543#define LE_B32_FMDC 0x3000 /* fast management data clock */
544#define LE_B32_APEP 0x0800 /* auto-poll PHY */
545#define LE_B32_APDW 0x0700 /* auto-poll dwell time */
546#define LE_B32_DANAS 0x0080 /* disable autonegotiation */
547#define LE_B32_XPHYRST 0x0040 /* PHY reset */
548#define LE_B32_XPHYANE 0x0020 /* PHY autonegotiation enable */
549#define LE_B32_XPHYFD 0x0010 /* PHY full-duplex */
550#define LE_B32_XPHYSP 0x0008 /* PHY speed */
551#define LE_B32_MIIILP 0x0002 /* MII internal loopback */
552
553/* bus configuration register 33 (bcr33) */
554#define LE_B33_SHADOW 0x8000 /* shadow enable */
555#define LE_B33_MII_SEL 0x4000 /* MII selected */
556#define LE_B33_ACOMP 0x2000 /* internal PHY autonegotiation comp */
557#define LE_B33_LINK 0x1000 /* link status */
558#define LE_B33_FDX 0x0800 /* full-duplex */
559#define LE_B33_SPEED 0x0400 /* 1 == high speed */
560#define LE_B33_PHYAD 0x03e0 /* PHY address */
561#define PHYAD_SHIFT 5
562#define LE_B33_REGAD 0x001f /* register address */
563
564/* bus configuration register 34 (bcr34) */
565#define LE_B34_MIIMD 0xffff /* MII data */
566
567/* bus configuration register 49 (bcr49) */
568#define LE_B49_PCNET 0x8000 /* PCnet mode - Must Be One */
569#define LE_B49_PHYSEL_D 0x0300 /* PHY_SEL_Default */
570#define LE_B49_PHYSEL_L 0x0010 /* PHY_SEL_Lock */
571#define LE_B49_PHYSEL 0x0003 /* PHYSEL */
572 /* 00 10baseT PHY */
573 /* 01 HomePNA PHY */
574 /* 10 external PHY */
575 /* 11 reserved */
576
577/* Initialization block (mode) */
578#define LE_MODE_PROM 0x8000 /* promiscuous mode */
579/* 0x7f80 reserved, must be zero */
580/* 0x4000 - 0x0080 are not available on LANCE 7990. */
581#define LE_MODE_DRCVBC 0x4000 /* disable receive brodcast */
582#define LE_MODE_DRCVPA 0x2000 /* disable physical address detection */
583#define LE_MODE_DLNKTST 0x1000 /* disable link status */
584#define LE_MODE_DAPC 0x0800 /* disable automatic polarity correction */
585#define LE_MODE_MENDECL 0x0400 /* MENDEC loopback mode */
586#define LE_MODE_LRTTSEL 0x0200 /* lower receive threshold /
587 transmit mode selection */
588#define LE_MODE_PSEL1 0x0100 /* port selection bit1 */
589#define LE_MODE_PSEL0 0x0080 /* port selection bit0 */
590#define LE_MODE_INTL 0x0040 /* internal loopback */
591#define LE_MODE_DRTY 0x0020 /* disable retry */
592#define LE_MODE_COLL 0x0010 /* force a collision */
593#define LE_MODE_DTCR 0x0008 /* disable transmit CRC */
594#define LE_MODE_LOOP 0x0004 /* loopback mode */
595#define LE_MODE_DTX 0x0002 /* disable transmitter */
596#define LE_MODE_DRX 0x0001 /* disable receiver */
597#define LE_MODE_NORMAL 0 /* none of the above */
598
599/*
600 * Chip ID (CSR88 IDL, CSR89 IDU) values for various AMD PCnet parts
601 */
602#define CHIPID_MANFID(x) (((x) >> 1) & 0x3ff)
603#define CHIPID_PARTID(x) (((x) >> 12) & 0xffff)
604#define CHIPID_VER(x) (((x) >> 28) & 0x7)
605
606#define PARTID_Am79c960 0x0003
607#define PARTID_Am79c961 0x2260
608#define PARTID_Am79c961A 0x2261
609#define PARTID_Am79c965 0x2430 /* yes, these... */
610#define PARTID_Am79c970 0x2430 /* ...are the same */
611#define PARTID_Am79c970A 0x2621
612#define PARTID_Am79c971 0x2623
613#define PARTID_Am79c972 0x2624
614#define PARTID_Am79c973 0x2625
615#define PARTID_Am79c978 0x2626
616#define PARTID_Am79c975 0x2627
617#define PARTID_Am79c976 0x2628
618
619#endif /* !_DEV_LE_LANCEREG_H_ */
501#define LE_B20_SSTYLE_PCNETPCI2 2 /* PCnet-PCI (32-bit) */
502#define LE_B20_SSTYLE_PCNETPCI3 3 /* PCnet-PCI II (32-bit) */
503
504/* bus configuration register 25 (bcr25) */
505#define LE_B25_SRAM_SIZE 0x00ff /* SRAM size */
506
507/* bus configuration register 26 (bcr26) */
508#define LE_B26_SRAM_BND 0x00ff /* SRAM boundary */
509
510/* bus configuration register 27 (bcr27) */
511#define LE_B27_PTRTST 0x8000 /* reserved for manuf. tests */
512#define LE_B27_LOLATRX 0x4000 /* low latency receive */
513#define LE_B27_EBCS 0x0038 /* expansion bus clock source */
514 /* 000 CLK pin */
515 /* 001 time base clock */
516 /* 010 EBCLK pin */
517 /* 011 reserved */
518 /* 1xx reserved */
519#define LE_B27_CLK_FAC 0x0007 /* clock factor */
520 /* 000 1 */
521 /* 001 1/2 */
522 /* 010 reserved */
523 /* 011 1/4 */
524 /* 1xx reserved */
525
526/* bus configuration register 28 (bcr28) */
527#define LE_B28_EADDRL 0xffff /* expansion port address lower */
528
529/* bus configuration register 29 (bcr29) */
530#define LE_B29_FLASH 0x8000 /* flash access */
531#define LE_B29_LAAINC 0x4000 /* lower address auto increment */
532#define LE_B29_EPADDRU 0x0007 /* expansion port address upper */
533
534/* bus configuration register 30 (bcr30) */
535#define LE_B30_EBDATA 0xffff /* expansion bus data port */
536
537/* bus configuration register 31 (bcr31) */
538#define LE_B31_STVAL 0xffff /* software timer value */
539
540/* bus configuration register 32 (bcr32) */
541#define LE_B32_ANTST 0x8000 /* reserved for manuf. tests */
542#define LE_B32_MIIPD 0x4000 /* MII PHY Detect (manuf. tests) */
543#define LE_B32_FMDC 0x3000 /* fast management data clock */
544#define LE_B32_APEP 0x0800 /* auto-poll PHY */
545#define LE_B32_APDW 0x0700 /* auto-poll dwell time */
546#define LE_B32_DANAS 0x0080 /* disable autonegotiation */
547#define LE_B32_XPHYRST 0x0040 /* PHY reset */
548#define LE_B32_XPHYANE 0x0020 /* PHY autonegotiation enable */
549#define LE_B32_XPHYFD 0x0010 /* PHY full-duplex */
550#define LE_B32_XPHYSP 0x0008 /* PHY speed */
551#define LE_B32_MIIILP 0x0002 /* MII internal loopback */
552
553/* bus configuration register 33 (bcr33) */
554#define LE_B33_SHADOW 0x8000 /* shadow enable */
555#define LE_B33_MII_SEL 0x4000 /* MII selected */
556#define LE_B33_ACOMP 0x2000 /* internal PHY autonegotiation comp */
557#define LE_B33_LINK 0x1000 /* link status */
558#define LE_B33_FDX 0x0800 /* full-duplex */
559#define LE_B33_SPEED 0x0400 /* 1 == high speed */
560#define LE_B33_PHYAD 0x03e0 /* PHY address */
561#define PHYAD_SHIFT 5
562#define LE_B33_REGAD 0x001f /* register address */
563
564/* bus configuration register 34 (bcr34) */
565#define LE_B34_MIIMD 0xffff /* MII data */
566
567/* bus configuration register 49 (bcr49) */
568#define LE_B49_PCNET 0x8000 /* PCnet mode - Must Be One */
569#define LE_B49_PHYSEL_D 0x0300 /* PHY_SEL_Default */
570#define LE_B49_PHYSEL_L 0x0010 /* PHY_SEL_Lock */
571#define LE_B49_PHYSEL 0x0003 /* PHYSEL */
572 /* 00 10baseT PHY */
573 /* 01 HomePNA PHY */
574 /* 10 external PHY */
575 /* 11 reserved */
576
577/* Initialization block (mode) */
578#define LE_MODE_PROM 0x8000 /* promiscuous mode */
579/* 0x7f80 reserved, must be zero */
580/* 0x4000 - 0x0080 are not available on LANCE 7990. */
581#define LE_MODE_DRCVBC 0x4000 /* disable receive brodcast */
582#define LE_MODE_DRCVPA 0x2000 /* disable physical address detection */
583#define LE_MODE_DLNKTST 0x1000 /* disable link status */
584#define LE_MODE_DAPC 0x0800 /* disable automatic polarity correction */
585#define LE_MODE_MENDECL 0x0400 /* MENDEC loopback mode */
586#define LE_MODE_LRTTSEL 0x0200 /* lower receive threshold /
587 transmit mode selection */
588#define LE_MODE_PSEL1 0x0100 /* port selection bit1 */
589#define LE_MODE_PSEL0 0x0080 /* port selection bit0 */
590#define LE_MODE_INTL 0x0040 /* internal loopback */
591#define LE_MODE_DRTY 0x0020 /* disable retry */
592#define LE_MODE_COLL 0x0010 /* force a collision */
593#define LE_MODE_DTCR 0x0008 /* disable transmit CRC */
594#define LE_MODE_LOOP 0x0004 /* loopback mode */
595#define LE_MODE_DTX 0x0002 /* disable transmitter */
596#define LE_MODE_DRX 0x0001 /* disable receiver */
597#define LE_MODE_NORMAL 0 /* none of the above */
598
599/*
600 * Chip ID (CSR88 IDL, CSR89 IDU) values for various AMD PCnet parts
601 */
602#define CHIPID_MANFID(x) (((x) >> 1) & 0x3ff)
603#define CHIPID_PARTID(x) (((x) >> 12) & 0xffff)
604#define CHIPID_VER(x) (((x) >> 28) & 0x7)
605
606#define PARTID_Am79c960 0x0003
607#define PARTID_Am79c961 0x2260
608#define PARTID_Am79c961A 0x2261
609#define PARTID_Am79c965 0x2430 /* yes, these... */
610#define PARTID_Am79c970 0x2430 /* ...are the same */
611#define PARTID_Am79c970A 0x2621
612#define PARTID_Am79c971 0x2623
613#define PARTID_Am79c972 0x2624
614#define PARTID_Am79c973 0x2625
615#define PARTID_Am79c978 0x2626
616#define PARTID_Am79c975 0x2627
617#define PARTID_Am79c976 0x2628
618
619#endif /* !_DEV_LE_LANCEREG_H_ */