if_rlreg.h (187482) | if_rlreg.h (187483) |
---|---|
1/*- 2 * Copyright (c) 1997, 1998-2003 3 * Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 1. Redistributions of source code must retain the above copyright --- 15 unchanged lines hidden (view full) --- 24 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 25 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 26 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 27 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 28 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 29 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 30 * THE POSSIBILITY OF SUCH DAMAGE. 31 * | 1/*- 2 * Copyright (c) 1997, 1998-2003 3 * Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 1. Redistributions of source code must retain the above copyright --- 15 unchanged lines hidden (view full) --- 24 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 25 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 26 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 27 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 28 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 29 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 30 * THE POSSIBILITY OF SUCH DAMAGE. 31 * |
32 * $FreeBSD: head/sys/pci/if_rlreg.h 187482 2009-01-20 20:04:09Z jkim $ | 32 * $FreeBSD: head/sys/pci/if_rlreg.h 187483 2009-01-20 20:22:28Z jkim $ |
33 */ 34 35/* 36 * RealTek 8129/8139 register offsets 37 */ 38#define RL_IDR0 0x0000 /* ID register 0 (station addr) */ 39#define RL_IDR1 0x0001 /* Must use 32-bit accesses (?) */ 40#define RL_IDR2 0x0002 --- 108 unchanged lines hidden (view full) --- 149 150#define RL_LOOPTEST_OFF 0x00000000 151#define RL_LOOPTEST_ON 0x00020000 152#define RL_LOOPTEST_ON_CPLUS 0x00060000 153 154/* Known revision codes. */ 155 156#define RL_HWREV_8169 0x00000000 | 33 */ 34 35/* 36 * RealTek 8129/8139 register offsets 37 */ 38#define RL_IDR0 0x0000 /* ID register 0 (station addr) */ 39#define RL_IDR1 0x0001 /* Must use 32-bit accesses (?) */ 40#define RL_IDR2 0x0002 --- 108 unchanged lines hidden (view full) --- 149 150#define RL_LOOPTEST_OFF 0x00000000 151#define RL_LOOPTEST_ON 0x00020000 152#define RL_LOOPTEST_ON_CPLUS 0x00060000 153 154/* Known revision codes. */ 155 156#define RL_HWREV_8169 0x00000000 |
157#define RL_HWREV_8110S 0x00800000 158#define RL_HWREV_8169S 0x04000000 | 157#define RL_HWREV_8169S 0x00800000 158#define RL_HWREV_8110S 0x04000000 |
159#define RL_HWREV_8169_8110SB 0x10000000 160#define RL_HWREV_8169_8110SC 0x18000000 161#define RL_HWREV_8102EL 0x24800000 162#define RL_HWREV_8168D 0x28000000 163#define RL_HWREV_8168_SPIN1 0x30000000 164#define RL_HWREV_8100E 0x30800000 165#define RL_HWREV_8101E 0x34000000 166#define RL_HWREV_8102E 0x34800000 --- 8 unchanged lines hidden (view full) --- 175#define RL_HWREV_8139B 0x78000000 176#define RL_HWREV_8130 0x7C000000 177#define RL_HWREV_8139C 0x74000000 178#define RL_HWREV_8139D 0x74400000 179#define RL_HWREV_8139CPLUS 0x74800000 180#define RL_HWREV_8101 0x74c00000 181#define RL_HWREV_8100 0x78800000 182#define RL_HWREV_8169_8110SBL 0x7CC00000 | 159#define RL_HWREV_8169_8110SB 0x10000000 160#define RL_HWREV_8169_8110SC 0x18000000 161#define RL_HWREV_8102EL 0x24800000 162#define RL_HWREV_8168D 0x28000000 163#define RL_HWREV_8168_SPIN1 0x30000000 164#define RL_HWREV_8100E 0x30800000 165#define RL_HWREV_8101E 0x34000000 166#define RL_HWREV_8102E 0x34800000 --- 8 unchanged lines hidden (view full) --- 175#define RL_HWREV_8139B 0x78000000 176#define RL_HWREV_8130 0x7C000000 177#define RL_HWREV_8139C 0x74000000 178#define RL_HWREV_8139D 0x74400000 179#define RL_HWREV_8139CPLUS 0x74800000 180#define RL_HWREV_8101 0x74c00000 181#define RL_HWREV_8100 0x78800000 182#define RL_HWREV_8169_8110SBL 0x7CC00000 |
183#define RL_HWREV_8169_8110SCE 0x98000000 |
|
183 184#define RL_TXDMA_16BYTES 0x00000000 185#define RL_TXDMA_32BYTES 0x00000100 186#define RL_TXDMA_64BYTES 0x00000200 187#define RL_TXDMA_128BYTES 0x00000300 188#define RL_TXDMA_256BYTES 0x00000400 189#define RL_TXDMA_512BYTES 0x00000500 190#define RL_TXDMA_1024BYTES 0x00000600 --- 690 unchanged lines hidden (view full) --- 881#define RL_FLAG_MSI 0x0001 882#define RL_FLAG_PHYWAKE 0x0008 883#define RL_FLAG_NOJUMBO 0x0010 884#define RL_FLAG_PAR 0x0020 885#define RL_FLAG_DESCV2 0x0040 886#define RL_FLAG_MACSTAT 0x0080 887#define RL_FLAG_FASTETHER 0x0100 888#define RL_FLAG_CMDSTOP 0x0200 | 184 185#define RL_TXDMA_16BYTES 0x00000000 186#define RL_TXDMA_32BYTES 0x00000100 187#define RL_TXDMA_64BYTES 0x00000200 188#define RL_TXDMA_128BYTES 0x00000300 189#define RL_TXDMA_256BYTES 0x00000400 190#define RL_TXDMA_512BYTES 0x00000500 191#define RL_TXDMA_1024BYTES 0x00000600 --- 690 unchanged lines hidden (view full) --- 882#define RL_FLAG_MSI 0x0001 883#define RL_FLAG_PHYWAKE 0x0008 884#define RL_FLAG_NOJUMBO 0x0010 885#define RL_FLAG_PAR 0x0020 886#define RL_FLAG_DESCV2 0x0040 887#define RL_FLAG_MACSTAT 0x0080 888#define RL_FLAG_FASTETHER 0x0100 889#define RL_FLAG_CMDSTOP 0x0200 |
889#define RL_FLAG_PHY8169 0x0400 890#define RL_FLAG_PHY8110S 0x0800 | 890#define RL_FLAG_MACRESET 0x0400 |
891#define RL_FLAG_WOLRXENB 0x1000 892#define RL_FLAG_MACSLEEP 0x2000 893#define RL_FLAG_PCIE 0x4000 894#define RL_FLAG_LINK 0x8000 895}; 896 897#define RL_LOCK(_sc) mtx_lock(&(_sc)->rl_mtx) 898#define RL_UNLOCK(_sc) mtx_unlock(&(_sc)->rl_mtx) --- 246 unchanged lines hidden --- | 891#define RL_FLAG_WOLRXENB 0x1000 892#define RL_FLAG_MACSLEEP 0x2000 893#define RL_FLAG_PCIE 0x4000 894#define RL_FLAG_LINK 0x8000 895}; 896 897#define RL_LOCK(_sc) mtx_lock(&(_sc)->rl_mtx) 898#define RL_UNLOCK(_sc) mtx_unlock(&(_sc)->rl_mtx) --- 246 unchanged lines hidden --- |