if_wbreg.h (149677) | if_wbreg.h (151774) |
---|---|
1/*- 2 * Copyright (c) 1997, 1998 3 * Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 1. Redistributions of source code must retain the above copyright --- 15 unchanged lines hidden (view full) --- 24 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 25 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 26 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 27 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 28 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 29 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 30 * THE POSSIBILITY OF SUCH DAMAGE. 31 * | 1/*- 2 * Copyright (c) 1997, 1998 3 * Bill Paul <wpaul@ctr.columbia.edu>. All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 1. Redistributions of source code must retain the above copyright --- 15 unchanged lines hidden (view full) --- 24 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 25 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 26 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 27 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 28 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 29 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 30 * THE POSSIBILITY OF SUCH DAMAGE. 31 * |
32 * $FreeBSD: head/sys/pci/if_wbreg.h 149677 2005-08-31 18:03:18Z jhb $ | 32 * $FreeBSD: head/sys/pci/if_wbreg.h 151774 2005-10-27 21:22:58Z jhb $ |
33 */ 34 35/* 36 * Winbond register definitions. 37 */ 38 39#define WB_BUSCTL 0x00 /* bus control */ 40#define WB_TXSTART 0x04 /* tx start demand */ --- 330 unchanged lines hidden (view full) --- 371 void *wb_intrhand; 372 struct wb_type *wb_info; /* Winbond adapter info */ 373 u_int8_t wb_type; 374 u_int16_t wb_txthresh; 375 int wb_cachesize; 376 caddr_t wb_ldata_ptr; 377 struct wb_list_data *wb_ldata; 378 struct wb_chain_data wb_cdata; | 33 */ 34 35/* 36 * Winbond register definitions. 37 */ 38 39#define WB_BUSCTL 0x00 /* bus control */ 40#define WB_TXSTART 0x04 /* tx start demand */ --- 330 unchanged lines hidden (view full) --- 371 void *wb_intrhand; 372 struct wb_type *wb_info; /* Winbond adapter info */ 373 u_int8_t wb_type; 374 u_int16_t wb_txthresh; 375 int wb_cachesize; 376 caddr_t wb_ldata_ptr; 377 struct wb_list_data *wb_ldata; 378 struct wb_chain_data wb_cdata; |
379 struct callout_handle wb_stat_ch; | 379 struct callout wb_stat_callout; |
380 struct mtx wb_mtx; 381}; 382 383#define WB_LOCK(_sc) mtx_lock(&(_sc)->wb_mtx) 384#define WB_UNLOCK(_sc) mtx_unlock(&(_sc)->wb_mtx) 385#define WB_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->wb_mtx, MA_OWNED) 386 387/* --- 81 unchanged lines hidden --- | 380 struct mtx wb_mtx; 381}; 382 383#define WB_LOCK(_sc) mtx_lock(&(_sc)->wb_mtx) 384#define WB_UNLOCK(_sc) mtx_unlock(&(_sc)->wb_mtx) 385#define WB_LOCK_ASSERT(_sc) mtx_assert(&(_sc)->wb_mtx, MA_OWNED) 386 387/* --- 81 unchanged lines hidden --- |