pcireg.h (40030) | pcireg.h (45720) |
---|---|
1#ifndef PCI_COMPAT 2#define PCI_COMPAT 3#endif 4/* 5 * Copyright (c) 1997, Stefan Esser <se@freebsd.org> 6 * All rights reserved. 7 * 8 * Redistribution and use in source and binary forms, with or without --- 12 unchanged lines hidden (view full) --- 21 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, 22 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 23 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 24 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 25 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 26 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF 27 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 28 * | 1#ifndef PCI_COMPAT 2#define PCI_COMPAT 3#endif 4/* 5 * Copyright (c) 1997, Stefan Esser <se@freebsd.org> 6 * All rights reserved. 7 * 8 * Redistribution and use in source and binary forms, with or without --- 12 unchanged lines hidden (view full) --- 21 * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, 22 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 23 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 24 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 25 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 26 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF 27 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 28 * |
29 * $Id: pcireg.h,v 1.19 1997/09/20 07:41:58 dyson Exp $ | 29 * $Id: pcireg.h,v 1.20 1998/10/07 03:40:51 gibbs Exp $ |
30 * 31 */ 32 33/* 34 * PCIM_xxx: mask to locate subfield in register 35 * PCIR_xxx: config register offset 36 * PCIC_xxx: device class 37 * PCIS_xxx: device subclass --- 130 unchanged lines hidden (view full) --- 168#define PCIS_MULTIMEDIA_OTHER 0x80 169 170#define PCIC_MEMORY 0x05 171#define PCIS_MEMORY_RAM 0x00 172#define PCIS_MEMORY_FLASH 0x01 173#define PCIS_MEMORY_OTHER 0x80 174 175#define PCIC_BRIDGE 0x06 | 30 * 31 */ 32 33/* 34 * PCIM_xxx: mask to locate subfield in register 35 * PCIR_xxx: config register offset 36 * PCIC_xxx: device class 37 * PCIS_xxx: device subclass --- 130 unchanged lines hidden (view full) --- 168#define PCIS_MULTIMEDIA_OTHER 0x80 169 170#define PCIC_MEMORY 0x05 171#define PCIS_MEMORY_RAM 0x00 172#define PCIS_MEMORY_FLASH 0x01 173#define PCIS_MEMORY_OTHER 0x80 174 175#define PCIC_BRIDGE 0x06 |
176#define PCIS_BRDIGE_HOST 0x00 | 176#define PCIS_BRIDGE_HOST 0x00 |
177#define PCIS_BRIDGE_ISA 0x01 178#define PCIS_BRIDGE_EISA 0x02 179#define PCIS_BRIDGE_MCA 0x03 180#define PCIS_BRIDGE_PCI 0x04 181#define PCIS_BRIDGE_PCMCIA 0x05 182#define PCIS_BRIDGE_NUBUS 0x06 183#define PCIS_BRIDGE_CARDBUS 0x07 184#define PCIS_BRIDGE_OTHER 0x80 --- 73 unchanged lines hidden --- | 177#define PCIS_BRIDGE_ISA 0x01 178#define PCIS_BRIDGE_EISA 0x02 179#define PCIS_BRIDGE_MCA 0x03 180#define PCIS_BRIDGE_PCI 0x04 181#define PCIS_BRIDGE_PCMCIA 0x05 182#define PCIS_BRIDGE_NUBUS 0x06 183#define PCIS_BRIDGE_CARDBUS 0x07 184#define PCIS_BRIDGE_OTHER 0x80 --- 73 unchanged lines hidden --- |