ar5212_interrupts.c (192399) | ar5212_interrupts.c (192400) |
---|---|
1/* 2 * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting 3 * Copyright (c) 2002-2008 Atheros Communications, Inc. 4 * 5 * Permission to use, copy, modify, and/or distribute this software for any 6 * purpose with or without fee is hereby granted, provided that the above 7 * copyright notice and this permission notice appear in all copies. 8 * 9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES 10 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF 11 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR 12 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES 13 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN 14 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF 15 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. 16 * | 1/* 2 * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting 3 * Copyright (c) 2002-2008 Atheros Communications, Inc. 4 * 5 * Permission to use, copy, modify, and/or distribute this software for any 6 * purpose with or without fee is hereby granted, provided that the above 7 * copyright notice and this permission notice appear in all copies. 8 * 9 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES 10 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF 11 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR 12 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES 13 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN 14 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF 15 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE. 16 * |
17 * $FreeBSD: head/sys/dev/ath/ath_hal/ar5212/ar5212_interrupts.c 192399 2009-05-19 17:43:31Z sam $ | 17 * $FreeBSD: head/sys/dev/ath/ath_hal/ar5212/ar5212_interrupts.c 192400 2009-05-19 17:53:53Z sam $ |
18 */ 19#include "opt_ah.h" 20 21#include "ah.h" 22#include "ah_internal.h" 23 24#include "ar5212/ar5212.h" 25#include "ar5212/ar5212reg.h" --- 39 unchanged lines hidden (view full) --- 65 if (isr2 & AR_ISR_S2_TIM) 66 mask2 |= HAL_INT_TIM; 67 if (isr2 & AR_ISR_S2_DTIM) 68 mask2 |= HAL_INT_DTIM; 69 if (isr2 & AR_ISR_S2_DTIMSYNC) 70 mask2 |= HAL_INT_DTIMSYNC; 71 if (isr2 & AR_ISR_S2_CABEND) 72 mask2 |= HAL_INT_CABEND; | 18 */ 19#include "opt_ah.h" 20 21#include "ah.h" 22#include "ah_internal.h" 23 24#include "ar5212/ar5212.h" 25#include "ar5212/ar5212reg.h" --- 39 unchanged lines hidden (view full) --- 65 if (isr2 & AR_ISR_S2_TIM) 66 mask2 |= HAL_INT_TIM; 67 if (isr2 & AR_ISR_S2_DTIM) 68 mask2 |= HAL_INT_DTIM; 69 if (isr2 & AR_ISR_S2_DTIMSYNC) 70 mask2 |= HAL_INT_DTIMSYNC; 71 if (isr2 & AR_ISR_S2_CABEND) 72 mask2 |= HAL_INT_CABEND; |
73 if (isr2 & AR_ISR_S2_TBTT) 74 mask2 |= HAL_INT_TBTT; |
|
73 } 74 isr = OS_REG_READ(ah, AR_ISR_RAC); 75 if (isr == 0xffffffff) { 76 *masked = 0; 77 return AH_FALSE;; 78 } 79 80 *masked = isr & HAL_INT_COMMON; --- 86 unchanged lines hidden (view full) --- 167 if (ints & HAL_INT_TIM) 168 mask2 |= AR_IMR_S2_TIM; 169 if (ints & HAL_INT_DTIM) 170 mask2 |= AR_IMR_S2_DTIM; 171 if (ints & HAL_INT_DTIMSYNC) 172 mask2 |= AR_IMR_S2_DTIMSYNC; 173 if (ints & HAL_INT_CABEND) 174 mask2 |= AR_IMR_S2_CABEND; | 75 } 76 isr = OS_REG_READ(ah, AR_ISR_RAC); 77 if (isr == 0xffffffff) { 78 *masked = 0; 79 return AH_FALSE;; 80 } 81 82 *masked = isr & HAL_INT_COMMON; --- 86 unchanged lines hidden (view full) --- 169 if (ints & HAL_INT_TIM) 170 mask2 |= AR_IMR_S2_TIM; 171 if (ints & HAL_INT_DTIM) 172 mask2 |= AR_IMR_S2_DTIM; 173 if (ints & HAL_INT_DTIMSYNC) 174 mask2 |= AR_IMR_S2_DTIMSYNC; 175 if (ints & HAL_INT_CABEND) 176 mask2 |= AR_IMR_S2_CABEND; |
177 if (ints & HAL_INT_TBTT) 178 mask2 |= AR_IMR_S2_TBTT; |
|
175 } 176 if (ints & HAL_INT_FATAL) { 177 /* 178 * NB: ar5212Reset sets MCABT+SSERR+DPERR in AR_IMR_S2 179 * so enabling HIUERR enables delivery. 180 */ 181 mask |= AR_IMR_HIUERR; 182 } --- 15 unchanged lines hidden --- | 179 } 180 if (ints & HAL_INT_FATAL) { 181 /* 182 * NB: ar5212Reset sets MCABT+SSERR+DPERR in AR_IMR_S2 183 * so enabling HIUERR enables delivery. 184 */ 185 mask |= AR_IMR_HIUERR; 186 } --- 15 unchanged lines hidden --- |