40 41#include <sys/param.h> 42#include <sys/systm.h> 43#include <sys/kernel.h> 44#include <sys/socket.h> 45#include <sys/bus.h> 46 47#include <machine/clock.h> 48 49#include <net/if.h> 50#include <net/if_media.h> 51 52#include <dev/mii/mii.h> 53#include <dev/mii/miivar.h> 54#include "miidevs.h" 55 56#include <dev/mii/brgphyreg.h> 57#include <net/if_arp.h> 58#include <machine/bus.h> 59#include <dev/bge/if_bgereg.h> 60 61#include <pci/pcireg.h> 62#include <pci/pcivar.h> 63 64#include "miibus_if.h" 65 66static int brgphy_probe(device_t); 67static int brgphy_attach(device_t); 68 69static device_method_t brgphy_methods[] = { 70 /* device interface */ 71 DEVMETHOD(device_probe, brgphy_probe), 72 DEVMETHOD(device_attach, brgphy_attach), 73 DEVMETHOD(device_detach, mii_phy_detach), 74 DEVMETHOD(device_shutdown, bus_generic_shutdown), 75 { 0, 0 } 76}; 77 78static devclass_t brgphy_devclass; 79 80static driver_t brgphy_driver = { 81 "brgphy", 82 brgphy_methods, 83 sizeof(struct mii_softc) 84}; 85 86DRIVER_MODULE(brgphy, miibus, brgphy_driver, brgphy_devclass, 0, 0); 87 88static int brgphy_service(struct mii_softc *, struct mii_data *, int); 89static void brgphy_status(struct mii_softc *); 90static int brgphy_mii_phy_auto(struct mii_softc *); 91static void brgphy_reset(struct mii_softc *); 92static void brgphy_loop(struct mii_softc *); 93static void bcm5401_load_dspcode(struct mii_softc *); 94static void bcm5411_load_dspcode(struct mii_softc *); 95static void bcm5703_load_dspcode(struct mii_softc *); 96static int brgphy_mii_model; 97 98static int 99brgphy_probe(dev) 100 device_t dev; 101{ 102 struct mii_attach_args *ma; 103 104 ma = device_get_ivars(dev); 105 106 if (MII_OUI(ma->mii_id1, ma->mii_id2) == MII_OUI_xxBROADCOM && 107 MII_MODEL(ma->mii_id2) == MII_MODEL_xxBROADCOM_BCM5400) { 108 device_set_desc(dev, MII_STR_xxBROADCOM_BCM5400); 109 return(0); 110 } 111 112 if (MII_OUI(ma->mii_id1, ma->mii_id2) == MII_OUI_xxBROADCOM && 113 MII_MODEL(ma->mii_id2) == MII_MODEL_xxBROADCOM_BCM5401) { 114 device_set_desc(dev, MII_STR_xxBROADCOM_BCM5401); 115 return(0); 116 } 117 118 if (MII_OUI(ma->mii_id1, ma->mii_id2) == MII_OUI_xxBROADCOM && 119 MII_MODEL(ma->mii_id2) == MII_MODEL_xxBROADCOM_BCM5411) { 120 device_set_desc(dev, MII_STR_xxBROADCOM_BCM5411); 121 return(0); 122 } 123 124 if (MII_OUI(ma->mii_id1, ma->mii_id2) == MII_OUI_xxBROADCOM && 125 MII_MODEL(ma->mii_id2) == MII_MODEL_xxBROADCOM_BCM5701) { 126 device_set_desc(dev, MII_STR_xxBROADCOM_BCM5701); 127 return(0); 128 } 129 130 if (MII_OUI(ma->mii_id1, ma->mii_id2) == MII_OUI_xxBROADCOM && 131 MII_MODEL(ma->mii_id2) == MII_MODEL_xxBROADCOM_BCM5703) { 132 device_set_desc(dev, MII_STR_xxBROADCOM_BCM5703); 133 return(0); 134 } 135 136 if (MII_OUI(ma->mii_id1, ma->mii_id2) == MII_OUI_xxBROADCOM && 137 MII_MODEL(ma->mii_id2) == MII_MODEL_xxBROADCOM_BCM5704) { 138 device_set_desc(dev, MII_STR_xxBROADCOM_BCM5704); 139 return(0); 140 } 141 142 if (MII_OUI(ma->mii_id1, ma->mii_id2) == MII_OUI_xxBROADCOM && 143 MII_MODEL(ma->mii_id2) == MII_MODEL_xxBROADCOM_BCM5705) { 144 device_set_desc(dev, MII_STR_xxBROADCOM_BCM5705); 145 return(0); 146 } 147 148 return(ENXIO); 149} 150 151static int 152brgphy_attach(dev) 153 device_t dev; 154{ 155 struct mii_softc *sc; 156 struct mii_attach_args *ma; 157 struct mii_data *mii; 158 const char *sep = ""; 159 struct bge_softc *bge_sc; 160 int fast_ether_only = FALSE; 161 162 sc = device_get_softc(dev); 163 ma = device_get_ivars(dev); 164 sc->mii_dev = device_get_parent(dev); 165 mii = device_get_softc(sc->mii_dev); 166 LIST_INSERT_HEAD(&mii->mii_phys, sc, mii_list); 167 168 sc->mii_inst = mii->mii_instance; 169 sc->mii_phy = ma->mii_phyno; 170 sc->mii_service = brgphy_service; 171 sc->mii_pdata = mii; 172 173 sc->mii_flags |= MIIF_NOISOLATE; 174 mii->mii_instance++; 175 176#define ADD(m, c) ifmedia_add(&mii->mii_media, (m), (c), NULL) 177#define PRINT(s) printf("%s%s", sep, s); sep = ", " 178 179 ADD(IFM_MAKEWORD(IFM_ETHER, IFM_NONE, 0, sc->mii_inst), 180 BMCR_ISO); 181#if 0 182 ADD(IFM_MAKEWORD(IFM_ETHER, IFM_100_TX, IFM_LOOP, sc->mii_inst), 183 BMCR_LOOP|BMCR_S100); 184#endif 185 186 brgphy_mii_model = MII_MODEL(ma->mii_id2); 187 brgphy_reset(sc); 188 189 190 sc->mii_capabilities = PHY_READ(sc, MII_BMSR) & ma->mii_capmask; 191 sc->mii_capabilities &= ~BMSR_ANEG; 192 device_printf(dev, " "); 193 mii_add_media(sc); 194 195 /* The 590x chips are 10/100 only. */ 196 197 bge_sc = mii->mii_ifp->if_softc; 198 199 if (strcmp(mii->mii_ifp->if_name, "bge") == 0 && 200 pci_get_vendor(bge_sc->bge_dev) == BCOM_VENDORID && 201 (pci_get_device(bge_sc->bge_dev) == BCOM_DEVICEID_BCM5901 || 202 pci_get_device(bge_sc->bge_dev) == BCOM_DEVICEID_BCM5901A2)) 203 fast_ether_only = TRUE; 204 205 if (fast_ether_only == FALSE) { 206 ADD(IFM_MAKEWORD(IFM_ETHER, IFM_1000_T, 0, 207 sc->mii_inst), BRGPHY_BMCR_FDX); 208 PRINT(", 1000baseTX"); 209 ADD(IFM_MAKEWORD(IFM_ETHER, IFM_1000_T, 210 IFM_FDX, sc->mii_inst), 0); 211 PRINT("1000baseTX-FDX"); 212 } 213 214 ADD(IFM_MAKEWORD(IFM_ETHER, IFM_AUTO, 0, sc->mii_inst), 0); 215 PRINT("auto"); 216 217 printf("\n"); 218#undef ADD 219#undef PRINT 220 221 MIIBUS_MEDIAINIT(sc->mii_dev); 222 return(0); 223} 224 225static int 226brgphy_service(sc, mii, cmd) 227 struct mii_softc *sc; 228 struct mii_data *mii; 229 int cmd; 230{ 231 struct ifmedia_entry *ife = mii->mii_media.ifm_cur; 232 int reg, speed, gig; 233 234 switch (cmd) { 235 case MII_POLLSTAT: 236 /* 237 * If we're not polling our PHY instance, just return. 238 */ 239 if (IFM_INST(ife->ifm_media) != sc->mii_inst) 240 return (0); 241 break; 242 243 case MII_MEDIACHG: 244 /* 245 * If the media indicates a different PHY instance, 246 * isolate ourselves. 247 */ 248 if (IFM_INST(ife->ifm_media) != sc->mii_inst) { 249 reg = PHY_READ(sc, MII_BMCR); 250 PHY_WRITE(sc, MII_BMCR, reg | BMCR_ISO); 251 return (0); 252 } 253 254 /* 255 * If the interface is not up, don't do anything. 256 */ 257 if ((mii->mii_ifp->if_flags & IFF_UP) == 0) 258 break; 259 260 brgphy_reset(sc); /* XXX hardware bug work-around */ 261 262 switch (IFM_SUBTYPE(ife->ifm_media)) { 263 case IFM_AUTO: 264#ifdef foo 265 /* 266 * If we're already in auto mode, just return. 267 */ 268 if (PHY_READ(sc, BRGPHY_MII_BMCR) & BRGPHY_BMCR_AUTOEN) 269 return (0); 270#endif 271 (void) brgphy_mii_phy_auto(sc); 272 break; 273 case IFM_1000_T: 274 speed = BRGPHY_S1000; 275 goto setit; 276 case IFM_100_TX: 277 speed = BRGPHY_S100; 278 goto setit; 279 case IFM_10_T: 280 speed = BRGPHY_S10; 281setit: 282 brgphy_loop(sc); 283 if ((ife->ifm_media & IFM_GMASK) == IFM_FDX) { 284 speed |= BRGPHY_BMCR_FDX; 285 gig = BRGPHY_1000CTL_AFD; 286 } else { 287 gig = BRGPHY_1000CTL_AHD; 288 } 289 290 PHY_WRITE(sc, BRGPHY_MII_1000CTL, 0); 291 PHY_WRITE(sc, BRGPHY_MII_BMCR, speed); 292 PHY_WRITE(sc, BRGPHY_MII_ANAR, BRGPHY_SEL_TYPE); 293 294 if (IFM_SUBTYPE(ife->ifm_media) != IFM_1000_T) 295 break; 296 297 PHY_WRITE(sc, BRGPHY_MII_1000CTL, gig); 298 PHY_WRITE(sc, BRGPHY_MII_BMCR, 299 speed|BRGPHY_BMCR_AUTOEN|BRGPHY_BMCR_STARTNEG); 300 301 if (brgphy_mii_model != MII_MODEL_xxBROADCOM_BCM5701) 302 break; 303 304 /* 305 * When settning the link manually, one side must 306 * be the master and the other the slave. However 307 * ifmedia doesn't give us a good way to specify 308 * this, so we fake it by using one of the LINK 309 * flags. If LINK0 is set, we program the PHY to 310 * be a master, otherwise it's a slave. 311 */ 312 if ((mii->mii_ifp->if_flags & IFF_LINK0)) { 313 PHY_WRITE(sc, BRGPHY_MII_1000CTL, 314 gig|BRGPHY_1000CTL_MSE|BRGPHY_1000CTL_MSC); 315 } else { 316 PHY_WRITE(sc, BRGPHY_MII_1000CTL, 317 gig|BRGPHY_1000CTL_MSE); 318 } 319 break; 320#ifdef foo 321 case IFM_NONE: 322 PHY_WRITE(sc, MII_BMCR, BMCR_ISO|BMCR_PDOWN); 323 break; 324#endif 325 case IFM_100_T4: 326 default: 327 return (EINVAL); 328 } 329 break; 330 331 case MII_TICK: 332 /* 333 * If we're not currently selected, just return. 334 */ 335 if (IFM_INST(ife->ifm_media) != sc->mii_inst) 336 return (0); 337 338 /* 339 * Is the interface even up? 340 */ 341 if ((mii->mii_ifp->if_flags & IFF_UP) == 0) 342 return (0); 343 344 /* 345 * Only used for autonegotiation. 346 */ 347 if (IFM_SUBTYPE(ife->ifm_media) != IFM_AUTO) 348 break; 349 350 /* 351 * Check to see if we have link. If we do, we don't 352 * need to restart the autonegotiation process. Read 353 * the BMSR twice in case it's latched. 354 */ 355 reg = PHY_READ(sc, BRGPHY_MII_AUXSTS); 356 if (reg & BRGPHY_AUXSTS_LINK) 357 break; 358 359 /* 360 * Only retry autonegotiation every 5 seconds. 361 */ 362 if (++sc->mii_ticks != 5) 363 return (0); 364 365 sc->mii_ticks = 0; 366 brgphy_mii_phy_auto(sc); 367 return (0); 368 } 369 370 /* Update the media status. */ 371 brgphy_status(sc); 372 373 /* 374 * Callback if something changed. Note that we need to poke 375 * the DSP on the Broadcom PHYs if the media changes. 376 * 377 */ 378 if (sc->mii_media_active != mii->mii_media_active || 379 sc->mii_media_status != mii->mii_media_status || 380 cmd == MII_MEDIACHG) { 381 mii_phy_update(sc, cmd); 382 switch (brgphy_mii_model) { 383 case MII_MODEL_xxBROADCOM_BCM5401: 384 bcm5401_load_dspcode(sc); 385 break; 386 case MII_MODEL_xxBROADCOM_BCM5411: 387 bcm5411_load_dspcode(sc); 388 break; 389 } 390 } 391 return (0); 392} 393 394static void 395brgphy_status(sc) 396 struct mii_softc *sc; 397{ 398 struct mii_data *mii = sc->mii_pdata; 399 struct ifmedia_entry *ife = mii->mii_media.ifm_cur; 400 int bmsr, bmcr; 401 402 mii->mii_media_status = IFM_AVALID; 403 mii->mii_media_active = IFM_ETHER; 404 405 bmsr = PHY_READ(sc, BRGPHY_MII_BMSR); 406 if (PHY_READ(sc, BRGPHY_MII_AUXSTS) & BRGPHY_AUXSTS_LINK) 407 mii->mii_media_status |= IFM_ACTIVE; 408 409 bmcr = PHY_READ(sc, BRGPHY_MII_BMCR); 410 411 if (bmcr & BRGPHY_BMCR_LOOP) 412 mii->mii_media_active |= IFM_LOOP; 413 414 if (bmcr & BRGPHY_BMCR_AUTOEN) { 415 if ((bmsr & BRGPHY_BMSR_ACOMP) == 0) { 416 /* Erg, still trying, I guess... */ 417 mii->mii_media_active |= IFM_NONE; 418 return; 419 } 420 421 switch (PHY_READ(sc, BRGPHY_MII_AUXSTS) & 422 BRGPHY_AUXSTS_AN_RES) { 423 case BRGPHY_RES_1000FD: 424 mii->mii_media_active |= IFM_1000_T | IFM_FDX; 425 break; 426 case BRGPHY_RES_1000HD: 427 mii->mii_media_active |= IFM_1000_T | IFM_HDX; 428 break; 429 case BRGPHY_RES_100FD: 430 mii->mii_media_active |= IFM_100_TX | IFM_FDX; 431 break; 432 case BRGPHY_RES_100T4: 433 mii->mii_media_active |= IFM_100_T4; 434 break; 435 case BRGPHY_RES_100HD: 436 mii->mii_media_active |= IFM_100_TX | IFM_HDX; 437 break; 438 case BRGPHY_RES_10FD: 439 mii->mii_media_active |= IFM_10_T | IFM_FDX; 440 break; 441 case BRGPHY_RES_10HD: 442 mii->mii_media_active |= IFM_10_T | IFM_HDX; 443 break; 444 default: 445 mii->mii_media_active |= IFM_NONE; 446 break; 447 } 448 return; 449 } 450 451 mii->mii_media_active = ife->ifm_media; 452 453 return; 454} 455 456 457static int 458brgphy_mii_phy_auto(mii) 459 struct mii_softc *mii; 460{ 461 int ktcr = 0; 462 463 brgphy_loop(mii); 464 brgphy_reset(mii); 465 ktcr = BRGPHY_1000CTL_AFD|BRGPHY_1000CTL_AHD; 466 if (brgphy_mii_model == MII_MODEL_xxBROADCOM_BCM5701) 467 ktcr |= BRGPHY_1000CTL_MSE|BRGPHY_1000CTL_MSC; 468 PHY_WRITE(mii, BRGPHY_MII_1000CTL, ktcr); 469 ktcr = PHY_READ(mii, BRGPHY_MII_1000CTL); 470 DELAY(1000); 471 PHY_WRITE(mii, BRGPHY_MII_ANAR, 472 BMSR_MEDIA_TO_ANAR(mii->mii_capabilities) | ANAR_CSMA); 473 DELAY(1000); 474 PHY_WRITE(mii, BRGPHY_MII_BMCR, 475 BRGPHY_BMCR_AUTOEN | BRGPHY_BMCR_STARTNEG); 476 PHY_WRITE(mii, BRGPHY_MII_IMR, 0xFF00); 477 return (EJUSTRETURN); 478} 479 480static void 481brgphy_loop(struct mii_softc *sc) 482{ 483 u_int32_t bmsr; 484 int i; 485 486 PHY_WRITE(sc, BRGPHY_MII_BMCR, BRGPHY_BMCR_LOOP); 487 for (i = 0; i < 15000; i++) { 488 bmsr = PHY_READ(sc, BRGPHY_MII_BMSR); 489 if (!(bmsr & BRGPHY_BMSR_LINK)) { 490#if 0 491 device_printf(sc->mii_dev, "looped %d\n", i); 492#endif 493 break; 494 } 495 DELAY(10); 496 } 497} 498 499/* Turn off tap power management on 5401. */ 500static void 501bcm5401_load_dspcode(struct mii_softc *sc) 502{ 503 static const struct { 504 int reg; 505 uint16_t val; 506 } dspcode[] = { 507 { BRGPHY_MII_AUXCTL, 0x0c20 }, 508 { BRGPHY_MII_DSP_ADDR_REG, 0x0012 }, 509 { BRGPHY_MII_DSP_RW_PORT, 0x1804 }, 510 { BRGPHY_MII_DSP_ADDR_REG, 0x0013 }, 511 { BRGPHY_MII_DSP_RW_PORT, 0x1204 }, 512 { BRGPHY_MII_DSP_ADDR_REG, 0x8006 }, 513 { BRGPHY_MII_DSP_RW_PORT, 0x0132 }, 514 { BRGPHY_MII_DSP_ADDR_REG, 0x8006 }, 515 { BRGPHY_MII_DSP_RW_PORT, 0x0232 }, 516 { BRGPHY_MII_DSP_ADDR_REG, 0x201f }, 517 { BRGPHY_MII_DSP_RW_PORT, 0x0a20 }, 518 { 0, 0 }, 519 }; 520 int i; 521 522 for (i = 0; dspcode[i].reg != 0; i++) 523 PHY_WRITE(sc, dspcode[i].reg, dspcode[i].val); 524 DELAY(40); 525} 526 527static void 528bcm5411_load_dspcode(struct mii_softc *sc) 529{ 530 static const struct { 531 int reg; 532 uint16_t val; 533 } dspcode[] = { 534 { 0x1c, 0x8c23 }, 535 { 0x1c, 0x8ca3 }, 536 { 0x1c, 0x8c23 }, 537 { 0, 0 }, 538 }; 539 int i; 540 541 for (i = 0; dspcode[i].reg != 0; i++) 542 PHY_WRITE(sc, dspcode[i].reg, dspcode[i].val); 543} 544 545static void 546bcm5703_load_dspcode(struct mii_softc *sc) 547{ 548 static const struct { 549 int reg; 550 uint16_t val; 551 } dspcode[] = { 552 { BRGPHY_MII_AUXCTL, 0x0c00 }, 553 { BRGPHY_MII_DSP_ADDR_REG, 0x201f }, 554 { BRGPHY_MII_DSP_RW_PORT, 0x2aaa }, 555 { 0, 0 }, 556 }; 557 int i; 558 559 for (i = 0; dspcode[i].reg != 0; i++) 560 PHY_WRITE(sc, dspcode[i].reg, dspcode[i].val); 561} 562 563static void 564bcm5704_load_dspcode(struct mii_softc *sc) 565{ 566 static const struct { 567 int reg; 568 u_int16_t val; 569 } dspcode[] = { 570 { 0x1c, 0x8d68 }, 571 { 0x1c, 0x8d68 }, 572 { 0, 0 }, 573 }; 574 int i; 575 576 for (i = 0; dspcode[i].reg != 0; i++) 577 PHY_WRITE(sc, dspcode[i].reg, dspcode[i].val); 578} 579 580static void 581brgphy_reset(struct mii_softc *sc) 582{ 583 u_int32_t val; 584 struct ifnet *ifp; 585 struct bge_softc *bge_sc; 586 587 mii_phy_reset(sc); 588 589 switch (brgphy_mii_model) { 590 case MII_MODEL_xxBROADCOM_BCM5401: 591 bcm5401_load_dspcode(sc); 592 break; 593 case MII_MODEL_xxBROADCOM_BCM5411: 594 bcm5411_load_dspcode(sc); 595 break; 596 case MII_MODEL_xxBROADCOM_BCM5703: 597 bcm5703_load_dspcode(sc); 598 break; 599 case MII_MODEL_xxBROADCOM_BCM5704: 600 bcm5704_load_dspcode(sc); 601 break; 602 } 603 604 ifp = sc->mii_pdata->mii_ifp; 605 bge_sc = ifp->if_softc; 606 607 /* 608 * Don't enable Ethernet@WireSpeed for the 5700 or the 609 * 5705 A1 and A2 chips. Make sure we only do this test 610 * on "bge" NICs, since other drivers may use this same 611 * PHY subdriver. 612 */ 613 if (strcmp(ifp->if_name, "bge") == 0 && 614 (bge_sc->bge_asicrev == BGE_ASICREV_BCM5700 || 615 bge_sc->bge_chipid == BGE_CHIPID_BCM5705_A1 || 616 bge_sc->bge_chipid == BGE_CHIPID_BCM5705_A2)) 617 return; 618 619 /* Enable Ethernet@WireSpeed. */ 620 PHY_WRITE(sc, BRGPHY_MII_AUXCTL, 0x7007); 621 val = PHY_READ(sc, BRGPHY_MII_AUXCTL); 622 PHY_WRITE(sc, BRGPHY_MII_AUXCTL, val | (1 << 15) || (1 << 4));
|