| schizovar.h (256281) | schizovar.h (292789) |
|---|---|
| 1/*- 2 * Copyright (c) 2005 by Marius Strobl <marius@FreeBSD.org>. 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 1. Redistributions of source code must retain the above copyright --- 11 unchanged lines hidden (view full) --- 20 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 21 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 22 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 23 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 24 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 25 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 26 * SUCH DAMAGE. 27 * | 1/*- 2 * Copyright (c) 2005 by Marius Strobl <marius@FreeBSD.org>. 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 1. Redistributions of source code must retain the above copyright --- 11 unchanged lines hidden (view full) --- 20 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 21 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 22 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 23 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 24 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 25 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 26 * SUCH DAMAGE. 27 * |
| 28 * $FreeBSD: stable/10/sys/sparc64/pci/schizovar.h 230664 2012-01-28 22:42:33Z marius $ | 28 * $FreeBSD: stable/10/sys/sparc64/pci/schizovar.h 292789 2015-12-27 19:37:47Z marius $ |
| 29 */ 30 31#ifndef _SPARC64_PCI_SCHIZOVAR_H_ 32#define _SPARC64_PCI_SCHIZOVAR_H_ 33 34struct schizo_softc; 35 36struct schizo_iommu_state { 37 struct iommu_state sis_is; 38 struct schizo_softc *sis_sc; 39}; 40 41struct schizo_softc { | 29 */ 30 31#ifndef _SPARC64_PCI_SCHIZOVAR_H_ 32#define _SPARC64_PCI_SCHIZOVAR_H_ 33 34struct schizo_softc; 35 36struct schizo_iommu_state { 37 struct iommu_state sis_is; 38 struct schizo_softc *sis_sc; 39}; 40 41struct schizo_softc { |
| 42 /* 43 * This is here so that we can hook up the common bus interface 44 * methods in ofw_pci.c directly. 45 */ 46 struct ofw_pci_softc sc_ops; 47 48 struct schizo_iommu_state sc_is; |
|
| 42 struct bus_dma_methods sc_dma_methods; 43 | 49 struct bus_dma_methods sc_dma_methods; 50 |
| 44 device_t sc_dev; 45 | |
| 46 struct mtx sc_sync_mtx; 47 uint64_t sc_sync_val; 48 49 struct mtx *sc_mtx; 50 | 51 struct mtx sc_sync_mtx; 52 uint64_t sc_sync_val; 53 54 struct mtx *sc_mtx; 55 |
| 51 phandle_t sc_node; | 56 struct resource *sc_mem_res[TOM_NREG]; 57 struct resource *sc_irq_res[STX_NINTR]; 58 void *sc_ihand[STX_NINTR]; |
| 52 | 59 |
| 60 SLIST_ENTRY(schizo_softc) sc_link; 61 62 device_t sc_dev; 63 |
|
| 53 u_int sc_mode; 54#define SCHIZO_MODE_SCZ 0 55#define SCHIZO_MODE_TOM 1 56#define SCHIZO_MODE_XMS 2 57 58 u_int sc_flags; 59#define SCHIZO_FLAGS_BSWAR (1 << 0) 60#define SCHIZO_FLAGS_XMODE (1 << 1) --- 6 unchanged lines hidden (view full) --- 67#define SCHIZO_CDMA_STATE_PENDING (1 << 1) 68#define SCHIZO_CDMA_STATE_RECEIVED (1 << 2) 69 70 u_int sc_half; 71 uint32_t sc_ign; 72 uint32_t sc_ver; 73 uint32_t sc_mrev; 74 | 64 u_int sc_mode; 65#define SCHIZO_MODE_SCZ 0 66#define SCHIZO_MODE_TOM 1 67#define SCHIZO_MODE_XMS 2 68 69 u_int sc_flags; 70#define SCHIZO_FLAGS_BSWAR (1 << 0) 71#define SCHIZO_FLAGS_XMODE (1 << 1) --- 6 unchanged lines hidden (view full) --- 78#define SCHIZO_CDMA_STATE_PENDING (1 << 1) 79#define SCHIZO_CDMA_STATE_RECEIVED (1 << 2) 80 81 u_int sc_half; 82 uint32_t sc_ign; 83 uint32_t sc_ver; 84 uint32_t sc_mrev; 85 |
| 75 struct resource *sc_mem_res[TOM_NREG]; 76 struct resource *sc_irq_res[STX_NINTR]; 77 void *sc_ihand[STX_NINTR]; 78 79 struct schizo_iommu_state sc_is; 80 81 struct rman sc_pci_mem_rman; 82 struct rman sc_pci_io_rman; 83 bus_space_handle_t sc_pci_bh[STX_NRANGE]; 84 bus_space_tag_t sc_pci_cfgt; 85 bus_space_tag_t sc_pci_iot; 86 bus_dma_tag_t sc_pci_dmat; 87 | |
| 88 uint32_t sc_stats_dma_ce; 89 uint32_t sc_stats_pci_non_fatal; | 86 uint32_t sc_stats_dma_ce; 87 uint32_t sc_stats_pci_non_fatal; |
| 90 91 uint8_t sc_pci_secbus; 92 uint8_t sc_pci_subbus; 93 94 struct ofw_bus_iinfo sc_pci_iinfo; 95 96 SLIST_ENTRY(schizo_softc) sc_link; | |
| 97}; 98 99#endif /* !_SPARC64_PCI_SCHIZOVAR_H_ */ | 88}; 89 90#endif /* !_SPARC64_PCI_SCHIZOVAR_H_ */ |